## DDL01

## DDL Hex NOR Gate

## Description

The DDL series of logic devices represents the first functionally complete logic family using silicon diodes as the sole active elements. The DDL01 Hex NOR contains six individual buffered DDL inverters with an input diode matrix configurable for six 2-input NOR gates, three positiveinput SR latches, or a single negative-edgetriggered D flip-flop. Other logic functions are easily configured with pluggable jumper wires. The inputs are compatible with 3.3 V and 5 V TTL and CMOS logic families, and the outputs can directly drive LEDs or similar loads.

The DDL01 features a stackable design with integrated power distribution, and 25 mil square header I/O pins allow for pluggable wiring using standard female jumpers. The generous pinin and pin-out counts allow complex logic circuits to be constructed using only point-to-point wiring.

## Features

- Arbitrary logic functions using only diodes
- Unique logic technology
- Build-time configurable as:
- Hex 2-input NOR gates
- Triple positive-input SR latch
- Single negative-edge-triggered $D$ flip-flop
- NOR option easily jumpered for other functions
- Triple 2-input OR gates
- Dual 2-input AND gates
- Single 2-input XOR gate
- Stackable design with power distribution
- Assemble complex designs with only femalefemale jumper wires
- Point-to-point wiring for most designs


## Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. Device may not function properly outside recommended operating conditions. Device lifetime may be affected by stresses exceeding recommended operating conditions.

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RF }}$ (note 1) | RF Supply Voltage | - | 18 | $\mathrm{~V}_{\text {P-P }}$ |
| $\mathrm{V}_{\mathrm{B}}$ | Bias Supply Voltage | -15 | 15 | V |
| $\mathrm{~V}_{\text {IN }}$ | Logic Input Voltage | -15 | 15 | V |

Notes: 1. Square wave. Different waveform of equivalent RMS allowed.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{RF}}$ | RF Supply Voltage |  | 12 |  |
| $\mathrm{~V}_{\mathrm{B}}$ | Bias Supply Voltage |  | 5 |  |
| $\mathrm{~V}_{\mathrm{IN}}$ | Logic Input Voltage | -5 |  | 5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Maximum LOW level input voltage |  | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH level input voltage | 1.5 |  | 0 |



Figure 1: DDL01 Board dimensions and pin locations (1:1 scale on letter size paper)

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Maximum LOW level input voltage |  |  |  | 0 | V |
| $\mathrm{V}_{\text {IH }}$ | Minimum HIGH level input voltage |  | 1.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | output open |  | 4.5 |  | V |
|  |  | 1 DDL load |  | 3 |  |  |
|  |  | 5 DDL loads |  | 2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW level output voltage |  |  | 0 |  | V |
| $I_{\text {IL }}$ | LOW level input current |  |  |  | -1 | $\mu \mathrm{A}$ |
| $\begin{gathered} \mathrm{I}_{\mathrm{IH}} \\ \text { (note } 2 \text { ) } \end{gathered}$ | HIGH level input current |  |  |  | 8 | mA |
| los | Short circuit output current |  |  | 9.75 |  | mA |

Notes: 1. $\mathrm{V}_{\mathrm{RF}}=12 \mathrm{Vp}-\mathrm{p}$ square wave at $4.5 \mathrm{MHz} ; \mathrm{V}_{\mathrm{B}}=+5 \mathrm{~V}$
2. Input voltage $=5 \mathrm{~V}$

Pin Description Table

| Pin Number ${ }^{1,2}$ | Direction | Signal Name | NOR Function ${ }^{3}$ | SR Latch Function ${ }^{3}$ | D-Flop Function ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | input | N.A1 / D.RST | $\mathrm{A}_{1}$ | - | RST |
| 2 |  |  |  |  |  |
| 3 | input | N.B1 / L.S1 | $\mathrm{B}_{1}$ | $\mathrm{S}_{1}$ | - |
| 4 | output | N.Y1 / L. $\overline{\mathrm{Q1}}$ | Y1 | $\overline{Q_{1}}$ |  |
| 5 |  |  |  |  |  |
| 6 | input | N.A2/D. $\overline{C L K}$ | $\mathrm{A}_{2}$ |  | $\overline{\mathrm{CLK}}$ |
| 7 |  |  |  |  |  |
| 8 | input | N.B2 / L.R1 | $\mathrm{B}_{2}$ | $\mathrm{R}_{1}$ | - |
| 9 | output | N.Y2 / L.Q1 | $Y_{2}$ | $Q_{1}$ | - |
| 10 |  |  |  |  |  |
| 11 | input | N.A3 / D.RST | $\mathrm{A}_{3}$ | $\cdots-$ | RST |
| 12 | input | N.B3 / L.S2 | $\mathrm{B}_{3}$ | $\mathrm{S}_{2}$ | - |
| 13 | output | N.Y3 / L. $\overline{\text { Q } 2 / D . Q ~}$ |  | $\overline{Q_{2}}$ | Q |
| 14 |  |  | $Y_{3}$ |  |  |
| 15 |  |  |  |  |  |
| 16 | input | N.A4 / L.R2 | $\mathrm{A}_{4}$ | $\mathrm{R}_{2}$ | - |
| 17 | input | N.B4 | $\mathrm{B}_{4}$ | - | - |
| 18 | output | $\text { N.Y4 / L.Q2 / D. } \bar{Q}$ | $Y_{4}$ | $\mathrm{Q}_{2}$ | $\bar{Q}$ |
| 19 |  |  |  |  |  |
| 20 |  |  |  |  |  |
| 21 | input | N.A5 / D.RST | $\mathrm{A}_{5}$ | - | RST |
| 22 | input | N.B5 / L.S3 | $\mathrm{B}_{5}$ | $\mathrm{S}_{3}$ | - |
| 23 | output | $\mathrm{N} . \mathrm{Y} 5 / \mathrm{L} . \overline{\mathrm{Q} 3}$ | $Y_{5}$ | $\overline{Q_{3}}$ | - |
| 24 |  |  |  |  |  |
| 25 | input | N.A6 / L.R3 / D.D | $\mathrm{A}_{6}$ | $\mathrm{R}_{3}$ | D |
| 26 | input | N.B6 | $\mathrm{B}_{6}$ | - | - |
| 27 | output | N.Y6 / L.Q3 | $Y_{6}$ | $\mathrm{Q}_{3}$ | - |
| 28 |  |  |  |  |  |

Notes: 1. Inputs with multiple pins provided for "daisy-chaining" signals.
2. Outputs with multiple pins provided for "fan-out" connections.
3. D.RST appears on multiple pins; they may be used interchangeably.
3. Input diodes and jumpers must be populated for specific function.

## AC Electrical Characteristics

## All Configurations ${ }^{1,2,4,5}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | output open |  | 4.5 |  | V |
|  |  | 1 DDL load |  | 3 | $\square$ |  |
|  |  | 5 DDL loads |  | 2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW level output voltage | output open |  | 0 |  | V |
|  |  | 1 DDL load |  | 0 |  |  |
|  |  | 5 DDL loads |  | 0 | - |  |

NOR Configuration ${ }^{1,2,3,4,5}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation time: output LOW-to-HIGH transition | output open |  | 52 |  | $\mu \mathrm{s}$ |
|  |  | 1 DDL load | ) | 45 |  |  |
|  |  | 5 DDL loads |  | 39 |  |  |
| $t_{\text {PHL }}$ | Propagation time: output HIGH-to-LOW transition | output open |  | 54 |  | $\mu \mathrm{s}$ |
|  |  | 1 DLL load |  | 44 |  |  |
|  |  | 5 DDL loads |  | 47 |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output rise time (10\%, 90\% points) | output open |  | 54 |  | $\mu \mathrm{s}$ |
|  |  | 1 DDL load |  | 44 |  |  |
|  |  | 5 DDL loads |  | 34 |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | Output fall time (90\%, 10\% points) | output open |  | 96 |  | $\mu \mathrm{s}$ |
|  |  | 1 DDL load |  | 84 |  |  |
|  |  | 5 DDL loads |  | 84 |  |  |

Latch Configuration ${ }^{1,2,5}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{w}$ | Input pulse width (minimum) for reliable latch | output open |  | 106 |  | $\mu \mathrm{s}$ |
|  |  | 1 DDL load |  | ? |  |  |
|  |  | 5 DDL loads |  | ? |  |  |

## D Flip-Flop Configuration ${ }^{1,2}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {MAX }}$ | Maximum clock frequency $(\div 2$ circuit $)$ | outputs open |  | 3.3 |  | kHz |

Notes: 1. $\mathrm{V}_{\mathrm{RF}}=12 \mathrm{Vp}-\mathrm{p}$ square wave at 4.5 MHz
2. $\mathrm{V}_{\mathrm{B}}=+5 \mathrm{~V}$
3. Input waveform: 2 kHz square wave, 2 V amplitude
4. Test circuit as shown in Figure 6

## DDL Background

DDL gates implement standard logic functions using silicon diodes as active elements. In order to enable arbitrary logic functions, DDL gates must provide absolute gains greater than unity and a logical inversion function, both of which are absent from previous diode-based logic. To accomplish this, two different types of diode are used in DDL gates. Common switching diodes (1N4148 typ.) are used to implement traditional "diode-OR" functions at gate inputs. To achieve the required gain and inversion functions, PIN-type diodes are used to switch power from a radio-frequency (RF) supply, $V_{R F}$. The switched RF power is then rectified by a pair of switching diodes to produce a DC output signal. In the DDL01 device, common rectifier diodes (1N4007 typ.) are used as PIN diodes, achieving good performance at very low cost.

## DDL Gate Design

A schematic diagram of a DDL NOR gate is shown in Figure 2. Each NOR gate is comprised of three major sections: a diode-OR input array, a buffer/pre-amp, and an inverting output driver. The two active-stage design of the DDL01 results in superior device gain and output drive, allowing much greater fan-out than single-stage designs.

## Input Diode Array

The input section of a DDL gate comprises a diodeOR array with one switching diode per gate input (D1, D2 in Figure 2). A $470 \Omega$ resistor (R1) is placed in series with the input diodes for current limiting. At signal frequencies (less than a few kHz, typical),

L1 can be treated as a short, and C1 and C2 as open circuits, so each input can be effectively modeled as a $470 \Omega$ resistor in series with a 1N4148 and 1N4007 diode to ground. This equivalent model, shown in Figure 6, is used as a standard DDL load for testing. Additional diodes can be added to the input array of a DDL gate as required; the allowable fan-in is quite large, and the limit is not likely to be reached in practice.

## Buffer Stage

The active element in the buffer stage is D3, a common rectifier diode used as a PIN diode RF switch. When all inputs to the gate are LOW, D3 acts as a relatively high impedance at RF, and RF current flows through R2, C1, and C2. A voltage doubler comprised of C2, D4 and D5 rectifies the RF into a negative DC output. The resulting negative voltage pulls the input to the driver stage negative, reverse biasing the driver PIN diode to ensure full turn-off. A relatively large negative bias is important to reduce junction capacitance in D6 and increase the off-state diode impedance.

In contrast, when one or more gate inputs are in the HIGH state, DC current flows through D3, causing it to assume a low impedance at RF. This low impedance shunts RF current away from the voltage doubler, so that the input of the driver stage is now biased positively from the bias supply, $V_{B}$, through R3.

## Inverting Output Driver

D6 is the active element in the output driver stage. When D6 is reverse biased by the buffer-stage volt-


Figure 2: Buffered DDL NOR gate schematic (each gate)
age doubler (all gate inputs LOW), it presents a high impedance at RF. This allows RF current to flow through R4 and C4 to a second voltage doubler comprised of C5, D7, and D8. The positive voltage at the cathode of D8 is filtered by C6 to produce the NOR gate's HIGH output.

When D6 is forward biased through R3 (one or more gate inputs HIGH), it presents a low impedance at RF, and current through R4 and C4 is shunted to ground; the output voltage doubler delivers no current to C6. If the gate output was previously HIGH, R5 discharges C6 to a LOW state.

In cases where additional output current is required, the value of R4 can be decreased from its nominal value of 220 ohms. The main limitations are the allowable dissipation of R4 (LOW/HIGH output) and D6 (LOW output), and power supply limits.

## Power Supplies

DDL gates require two power supplies: $V_{B}$, a $D C$ bias supply, and $\mathrm{V}_{\mathrm{RF}}$, a radio-frequency supply. $\mathrm{V}_{\mathrm{B}}$ is nominally +5 V DC. As with any DC supply, $\mathrm{V}_{\mathrm{B}}$ must be bypassed to reduce noise. The DDL01 provides 100 nF of $\mathrm{V}_{\mathrm{B}}$ bypass capacitance per gate, plus $10 \mu \mathrm{~F}$ per device. This is sufficient for most designs; if additional (non-DDL) loads are also powered from the $\mathrm{V}_{\mathrm{B}}$ supply, additional bypass capacitance may be necessary.
$V_{\mathrm{RF}}$ is a radio-frequency power supply, nominally a $12 \mathrm{Vp}-\mathrm{p}$ square wave at 4.5 MHz . Neither the $V_{\mathrm{RF}}$ frequency nor waveform is particularly critical; DDL devices work with frequencies roughly between 1 MHz and 10 MHz , and sine and square waveforms of similar RMS voltages work about equally well.

Particularly useful are spread-spectrum supplies. In large DDL systems, unintentional RF emissions may become an issue; using a spread-spectrum supply for $V_{\text {RF }}$ can reduce emissions significantly.

Being an AC supply, $V_{\text {RF }}$ cannot practically be bypassed. Theoretically, a fixed-frequency sine supply could be bypassed by an LC "tank" circuit tuned to the operating frequency, but this method doesn't work for square-wave or spread-spectrum supplies. The only solution is to use a low-impedance RF source as the supply for $\mathrm{V}_{\mathrm{RF}}$.

DDL devices may be "stacked" using standard \#4-40 hardware. Stacked devices share $\mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{RF}}$ and ground buses. More information on DDL Logic Stacks can be found in the Usage Information section.

## DDL02 Power Supply Device

The DDL02 RF power supply device is a standard DDL -sized board which provides a regulated DC bias supply ( +5 V DC), and a variable-voltage ( $8-15$ Vp-p) RF supply based on an on-board square-wave oscillator, on-board spread-spectrum source, or external frequency input. Each DDLO2 can power a stack of up to 20 DDL01 gate packages.

## Applications

The NOR gate, like the NAND, is universal: it can be used to construct any arbitrary logic function. Therefore, the DDL01 Hex NOR devices can be used to construct any combinational or sequential logic circuit. Additonal figures illustrate how the DDLO1 can be used to construct a triple 2-input OR, a dual 2-input AND, and a single XOR gate. Four DDL01's can be used to construct a decoded modulo-6 Johnson counter.

Figure 3: Hex 2-Input NOR Configuration
$A 1-\mathrm{Y} 1$
$\mathrm{~B} 1->-\mathrm{Y}$






Truth Table
(Each Gate)

| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | Y |
| L | L | H |
| L | H | L |
| H | L | L |
| H | H | L |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \text { Level } \\
& \mathrm{L}=\text { LOW Level }
\end{aligned}
$$

## Figure 4: Triple SR-Latch Configuration



Figure 5: Single Negative-Edge-Triggered D Flip-Flop Configuration


Truth Table
D Flip-Flop Configuration

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| RST | CLK | D | Q | Q |
| H | X | X | L | H |
| L | - | L | L | H |
| L | - | H | H | L |
| L | L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{0}$ |
| L | H | X | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ |



Notes: 1. $V_{R F}=12 \mathrm{Vp}-\mathrm{p}$ square wave at 4.5 MHz
2. $V_{B}=+5 \mathrm{~V}$
3. Oscilloscope in $X-Y$ mode
4. Test circuit as shown
5. Signals averaged from 128 samples

Figure 6: Typical DDL Gate Transfer Function for Various Fan-out


## DDL01 Wired as Triple 2-Input OR Gates



Truth Table
(Each Gate)

| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | Y |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | H |

$$
\underset{\substack{\text { Equivalent Logic } \\ \text { (Each Gate) }}}{A-Y}
$$

Note: Gates wired with external jumpers

## DDL01 Wired as Dual 2-Input AND Gates



| Truth Table <br> (Each |  |
| :---: | :---: |
| Inate) |  |


Logic Equivalent (Each Gate)

Note: Gates wired with external jumpers
(5/6) DDL01 Wired as Single 2-Input XOR Gate


| Truth Table <br> (Each Gate) |  |  |
| :---: | :---: | :---: |
| Inputs | Output |  |
| A | B |  |
| L | L |  |
| L | H |  |
| H | H |  |
| H | H |  |

$B \rightarrow-Y$
Equivalent Logic
Notes: 1. Gates wired with external jumpers
2. Remaining NOR gate on DDL01 available

## Decoded Modulo-6 Johnson Counter Built with (4) DDL01's



Note: Gates wired with external jumpers

