

# I2C Encoder V2

HW V2.0

# **Revision History**

| Revision | Date     | Author(s) | Description                     |
|----------|----------|-----------|---------------------------------|
| 1.0      | 24.06.18 | Simone    | First draft version             |
| 1.1      | 16.08.18 | Simone    | Added fade and timing registers |
| 1.2      | 20.08.18 | Simone    | Added more details              |
| 1.3      | 15.09.18 | Simone    | Inverted the register FSTATUS   |

## Contents

| 1 | Devi       | ce Overview                | 3        |
|---|------------|----------------------------|----------|
|   | 1.1        | Electrical characteristics | 4        |
|   | 1.2        | Connection                 | 4        |
|   | 1.3        | $I^2C$ interface           | 4        |
|   | 1.4        | Rotary encoder             | 6        |
|   | 1.5        | GP pins                    | 7        |
|   | 1.6        | Fade function              | 8        |
|   | 1.7        | EEPROM                     | 9        |
|   | 1.8        | Interrupt                  | 9        |
| ~ | <b>.</b> . |                            | 10       |
| 2 |            |                            | 10       |
|   | 2.1        | 8                          | 11       |
|   |            | 8                          | 11<br>12 |
|   |            |                            | 12<br>12 |
|   |            |                            | 12<br>13 |
|   | <u>.</u>   | 8                          |          |
|   | 2.2        |                            | 14       |
|   | 2.3        |                            | 15       |
|   |            |                            | 15       |
|   |            |                            | 16       |
|   | 0.4        |                            | 17       |
|   | 2.4        | 8                          | 18       |
|   |            |                            | 18       |
|   |            |                            | 18       |
|   |            |                            | 19       |
|   | <u>о г</u> |                            | 19       |
|   | 2.5        |                            | 20<br>20 |
|   |            | 5                          | 20<br>20 |
|   |            | ,                          | 20<br>20 |
|   | 26         | ,                          | 20<br>21 |
|   | 2.6        |                            |          |
|   |            |                            | 21<br>21 |
|   |            |                            | 21<br>21 |
|   | 2.7        | 5                          | 21<br>22 |
|   | 2.1        |                            | 22<br>22 |
|   |            |                            | 22<br>22 |
|   |            |                            |          |
|   |            |                            | 22<br>22 |
|   |            | 2.7.4 Fade GP ports        | 22       |
| 3 | Refe       | rence                      | 23       |
| 4 | Sche       | ematic                     | 24       |

## 1. Device Overview

The I2C Encoder V2 is a small board where you can use a classical mechanical encoder, or an illuminated RGB encoder on  $I^2C$  bus. The device has also 3 configurable GPIOs with the same footprint of RGB LED. It's possible to connect up to 127 boards in cascade and read all of them with the same  $I^2C$  bus.

The I2C Encoder V2 has a series of 8 bit registers where it is possible to configure the parameters and four 32 bit of registers. These 32 bit registers store *counter value*, value of *increment steps*, *maximum* and *minimum thresholds*. Every time when encoder rotates at least one step, the *counter value* increases or decreases according to the rotation direction by the value of the *increment steps* register.

When the *counter value* is outside of the limit set by the *thresholds registers*, the counter value can be wrapped or can stuck on the threshold value reached.

The I2C Encoder V2 also has an open-drain interrupt pin. It is set to logic low every time an interrupt occurs, the source of interrupt can be customized.




Figure 1.1: Top view of the board




Figure 1.2: Bottom view of the board




Figure 1.3: Dimensions of the board

### 1.1 Electrical characteristics

| Parameter                              | Symbol           | Min                   | Max                   |
|--|------------------|-----------------------|-----------------------|
| Supply voltage                         | V <sub>DD</sub>  | 3V                    | 5V                    |
| I <sup>2</sup> C input-low level       | VIL              | 0                     | 0.3 * V <sub>DD</sub> |
| I <sup>2</sup> C input-high level      | VIH              | 0.8 * V <sub>DD</sub> | V <sub>DD</sub>       |
| I <sup>2</sup> C clock input frequency | f <sub>SCL</sub> |                       | 400kHz                |
| Supply current (LEDs off)              | I <sub>DD</sub>  |                       | 1.8mA                 |
| Interrupt pull-up resistor             | R <sub>INT</sub> | $15 \mathrm{k}\Omega$ | 120k $\Omega$         |

## 1.2 Connection

Figure 1.4 shows the pin-out of the I2C Encoder V2.




Figure 1.4: Pin-out of the board

| Pin | I/O Type | Function                    |
|-----|----------|-----------------------------|
| GND | Power    | Ground reference for logic  |
| Vcc | Power    | Positive supply for logic   |
| SDA | I/O      | l <sup>2</sup> C data       |
| SCL | I        | I <sup>2</sup> C clock      |
| INT | OD       | Open-drain interrupt output |

There are two 5 pin headers on the right and left sides of the I2C Encoder V2. There are also 5 castellated holes on each side.

The I2C Encoder V2 can be connected in cascade by soldering the castellated holes as showed in figure 1.5. In order to avoid  $I^2C$  address conflict, the address of each device must be different. In the section 1.3, it is described how to set the address.

## 1.3 I<sup>2</sup>C interface

The I2C Encoder V2 is a  $I^2C$  slave, it's possible to the set 127 different addresses. All of the 7-bit address can be customized by soldering the jumpers A0 - A6 on the bottom of the board. When the jumper is open, it means a logic 0. if jumper is shorted it means a logic 1.

|    | I <sup>2</sup> C address |  |  |  |  |  |  |  |  |  |  |  |
|----|--------------------------|--|--|--|--|--|--|--|--|--|--|--|
| 7  | 7 6 5 4 3 2 1 0          |  |  |  |  |  |  |  |  |  |  |  |
| A6 | A6 A5 A4 A3 A2 A1 A0 R/W |  |  |  |  |  |  |  |  |  |  |  |

The I2C Encoder V2 has I<sup>2</sup>C pull-up resistors, by default they are not soldered. It's possible to solder two resistors **R1** and **R2**. This must be done in case that the master doesn't have these resistors and must be enabled only one I2C Encoder V2 in a chain. A typical value of this resistors are  $4.7k\Omega$ .



Figure 1.5: Example of 5 boards connected in a matrix with the castellated holes




Figure 1.6: Jumpers location




Figure 1.7: Pull-up resistors location

## 1.4 Rotary encoder

On the I2C Encoder V2, it is possible to solder a standard rotary encoder and an illuminated RGB encoder.



Figure 1.8: EC11 encoder with 20mm shaft



Figure 1.9: Illuminated RGB encoder

It's possible to configure several option by setting the registers with the  $I^2C$  bus. With the **GCONF** register, it is possible to configure several parameters.

In the configuration, it's possible to set the polarity of the encoder quadrature signals and also to set if the output of the encoder is X1 or X2.

For reading the rotary encoder movement, there are 4 32bit registers: **CVAL**, **CMAX**, **CMIN** and **ISTEP**. All of these 4 registers can be configured to work as 32bit INT or as IEEE 754 floating number, this format can be set in the **GCONF** register.

Every time the encoder moves one step, the value of the **CVAL** register is increased or decreased of the value of **ISTEP**. The direction of the rotation decides if **ISTEP** is added or subtracted from **CVAL**.

**CMAX** and **CMIN** are used for setting a minimum and maximum thresholds of **CVAL**. In the **GCONF** register, there is **WRAPE** bit. This bit is used to enable or disable a wrap functionality of **CVAL** when it exceeds from the thresholds.

For example, if i configure the I2C Encoder V2 as following:

- CVAL = 0
- **CMAX** = 5
- **CMIN** = -5
- **ISTEP**= 1

I will have **CVAL** is incremented of 1 at each rotation step of the encoder. The maximum value that **CVAL** can reach will be 5 while the minimum is -5. In the figure 1.10 shows the value of **CVAL**.

As showed in the figure 1.11, when **WRAPE** is set to 1 when **CVAL** reaches the value of 5, at the next increment **CVAL** it will be wrapped to -5.

Every time when the encoder is rotated one step and when **CVAL** touch the thresholds, an interrupt is generated and is possible to read in the register **ESTATUS**.

The I2C Encoder V2 support also the rotary encoder with the push button. When the push button is pressed an interrupt is generated at the rising and falling edge. Inn this way, it is possible to check when the push button is pressed or released.

There is also possibility to read a fast double push by setting a window time in the register **DPPERIOD**. When a double push is made inside of the **DPPERIOD** window, an interrupt is generated.

If the **DPPERIOD** is 0, the double push function is disabled.

All the above interrupt are possible to read in the register **ESTATUS**, and can be also disabled with the register **INTCONFIG**.

The I2C Encoder V2 has a RC filer as anti-bouncing filter, but sometimes is not enough especially when the encoder is rotated slowly. The bouncing can happen and you can see it as fast rotation in the opposite direction. To avoid this problem, there is the register **ANTBOUNC**. With this register is possible to set a period where the inversion of rotation can be ignored.




Figure 1.10: Blue and red line are the CVAL values when the encoder is rotate and the WRAPE is disabled




Figure 1.11: Blue and red line are the CVAL values when the encoder is rotate and the WRAPE is enabled

## 1.5 GP pins

There are 3 configurable GP pins, they are called GP1, GP2 and GP3. They have the same footprint of an 5mm RGB led. In figure 1.12, it is shown the position. Each pin can be configured to be:

- **> PWM:** The pins is configured to be a PWM output, the resolution is 8 bit.
- ► Analog input: The pins is configured to be an input of the internal ADC, the resolution is 8 bit.
- ► GPIO output: The pins is configured to be a digital output.
- ► GPIO Input: The pin is configured to be a digital input. It's possible to set an interrupt at every signal edge.

In case of a RGB encoder is mounted, the GP3 will not be available. This because GP3 is internally connect to the red color of the RGB led and it is automatically configured to be a PWM.




Figure 1.12: GP pins pinout

## 1.6 Fade function

The I2C Encoder V2 has an auto fading feature. This function can be enabled for the RGB LED integrated on the rotary encoder, or in the PWM output of the GP pins.

There are two registers:

- FADERGB: for setting the RGB LED of the rotary encoder
- **FADEGP**: for setting the GP pins

The value you write inside these registers is the step speed of the fading ramp, and it's in *ms*. If the value is 0, the fade feature is disabled. It means that when the new value of PWM is written, it is immediately updated to the output.

The fading process starts when a PWM value is written. Fading process is complete according to the PWM value you have set. When the internal fade PWM value is the same of the PWM value (it means that when fading is complete), an interrupt will be generated. Let's make an example:

At the startup, i write as:

- RLED = 0
- GLED = 0
- **BLED** = 0
- FADERGB = 1

In above case, the LEDs of the encoder are off and the fade has 1ms step size.

Now i write as: *RLED=0xFF*.

This moment, the ramp of the **RLED** starts and reaches the value 0xFF in 255ms. (the other LEDs remain OFF) When the ramp reaches 0xFF, i get an interrupt from the **INT** pin.

After this, i write as: RLED=0x00. At this point, the fade ramp starts again and it will turn off the LED in 255ms, and an interrupt will be generated at the end.

The figure 1.13 is showing an example of the fade output when a PWM value is written in different moments, as well as when the interrupt of the fade is generated.




Figure 1.13: Time diagram of the fade output when writing on the PWM register

## 1.7 EEPROM

The I2C Encoder V2 has 256 bytes of EEPROM.

This memory is divided in two banks of 128 bytes. With the bit **MBANK** in the **GCONF** register, it is possible to choose the bank 1 or the bank 2.

The memory area is between  $0\times80$  and  $0\times$ FF address. To use the EEPROM, user only needs to perform reading or a writing in these address areas.

#### 1.8 Interrupt

The I2C Encoder V2 has multiple interrupt source previously described. When an interrupt is generated, the **INT** pin is tied low. By reading the register **ESTATUS**, the interrupts are cleared and the **INT** pin returns high.

The INT pin is open-drain output. Hence it requires an external pull-up resistor, or internal pull-up resistor can be enabled by setting the bit **IPUD** to 1.

In a chain of I2C Encoder V2 all the **INT** pins can be connected together, like the pin of the  $I^2CW$  hen an interrupt occurs, user has to scan the boards in the chain to find who generates the interrupt.

With the register **INTCONF**, it is possible to enable or disable interrupt. When an interrupt is disabled, the corresponding bit is set, but the **INT** pin is not affected.

# 2. Registers

| Address range | Name     | Description                | Dimension | Default value |
|---------------|----------|----------------------------|-----------|---------------|
| 0×00          | GCONF    | General Configuration      | 1 Byte    | 0             |
| 0×01          | GP1CONF  | GP 1 Configuration         | 1 Byte    | 0             |
| 0x02          | GP2CONF  | GP 2 Configuration         | 1 Byte    | 0             |
| 0×03          | GP3CONF  | GP 3 Configuration         | 1 Byte    | 0             |
| 0×04          | INTCONF  | INT pin Configuration      | 1 Byte    | 0             |
| 0×05          | ESTATUS  | Encoder Status             | 1 Byte    | 0             |
| 0×06          | I2STATUS | Secondary interrupt status | 1 Byte    | 0             |
| 0×07          | FSTATUS  | Fade process status        | 1 Byte    | 0             |
| 0x08 - 0x0B   | CVAL     | Counter Value              | 4 Byte    | 0             |
| 0x0C - 0x0F   | CMAX     | Counter Max value          | 4 Byte    | 0             |
| 0×10 - 0×13   | CMIN     | Counter Min value          | 4 Byte    | 0             |
| 0×14 - 0×17   | ISTEP    | Increment step value       | 4 Byte    | 1             |
| 0×18          | RLED     | LED red color intensity    | 1 Byte    | 0             |
| 0×19          | GLED     | LED green color intensity  | 1 Byte    | 0             |
| 0×1A          | BLED     | LED blue color intensity   | 1 Byte    | 0             |
| 0x1B          | GP1REG   | I/O GP1 register           | 1 Byte    | 0             |
| 0x1C          | GP2REG   | I/O GP2 register           | 1 Byte    | 0             |
| 0x1D          | GP3REG   | I/O GP3 register           | 1 Byte    | 0             |
| 0×1E          | ANTBOUNC | Anti-bouncing period       | 1 Byte    | 25            |
| 0×1F          | DPPERIOD | Double push period         | 1 Byte    | 0             |
| 0×20          | FADERGB  | Fade timer RGB Encoder     | 1 Byte    | 0             |
| 0x21          | FADEGP   | Fade timer GP ports        | 1 Byte    | 0             |
| 0×80 - 0×FF   | EEPROM   | EEPROM memory              | 128 Byte  | 0             |

In this section, the internal registers of I2C Encoder V2 is described.

## 2.1 Configuration

#### 2.1.1 General Configuration

|       | GCONF Address: 0x00 |       |       |       |       |       |       |  |  |  |  |
|-------|---------------------|-------|-------|-------|-------|-------|-------|--|--|--|--|
| 7     | 6                   | 5     | 4     | 3     | 2     | 1     | 0     |  |  |  |  |
| R/W-0 | R/W-0               | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |  |  |
| RESET | MBANK               | ETYPE | RMOD  | IPUD  | DIRE  | WRAPE | DTYPE |  |  |  |  |

- **TYPE** Data type of the register: **CVAL**, **CMAX**, **CMIN** and **ISTEP**.
  - 1: The registers are considered float numbers IEEE 754
  - 0: The registers are considered int 32bit
- **WRAPE** Enable counter wrap.
  - 1: Wrap enable. When the counter value reaches the CMAX+1, restart to the CMIN and vice versa
  - 0: Wrap disable. When the counter value reaches the **CMAX** or **CMIN**, the counter stops to increasing or decreasing
- **\* DIRE** Direction of the encoder when increment.
  - 1: Rotate left side to increase the value counter
  - 0: Rotate right side to increase the value counter
- ♦ IPUD Interrupt Pull-UP disable.
  - 1: Disable
  - 0: Enable
- **\* RMOD** Reading Mode.
  - 1: X2 mode
  - 0: X1 mode
- **\* ETYPE** Set the encoder type
  - 1: RGB illuminated encoder
  - 0: Standard encoder
- ◆ MBANK Select the EEPROM memory bank. Each bank are 128 byte wide
  - 1: Second memory bank
  - 0: First memory bank
- ✤ RST Reset of the I2C Encoder V2
  - 1: Reset
  - 0: No reset

#### 2.1.2 GP1 Configuration

|       | GP1CONF Address: 0x01 |       |       |       |        |       |       |  |  |  |  |  |
|-------|-----------------------|-------|-------|-------|--------|-------|-------|--|--|--|--|--|
| 7     | 7 6 5 4 3 2 1 0       |       |       |       |        |       |       |  |  |  |  |  |
| R/W-0 | R/W-0                 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 |  |  |  |  |  |
| -     | -                     | -     | GP1   | INT   | GP1PUL | GP1N  | IODE  |  |  |  |  |  |

#### **GP1MODE** Configuration of the pin GP1

- 00: PWM output
- 01: GPIO output Push-Pull
- 10: Analog input
- 11: GPIO Input

#### ✤ GP1PUL Enable or disable the internal pull-up.

- 0: Pull-UP disable
- 1: Pull-UP enabled
- **GP1INT** Configuration of the interrupt, available only when the pin is configured as input
  - 00: Interrupt disabled
  - 01: Interrupt on positive edge
  - 10: Interrupt on negative edge
  - 11: Interrupt on both edges

#### 2.1.3 GP2 Configuration

|                 | GP2CONF Address: 0x02 |       |       |       |        |       |       |  |  |  |  |  |
|-----------------|-----------------------|-------|-------|-------|--------|-------|-------|--|--|--|--|--|
| 7 6 5 4 3 2 1 0 |                       |       |       |       |        |       |       |  |  |  |  |  |
| R/W-0           | R/W-0                 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 |  |  |  |  |  |
| -               | -                     | -     | GP2   | 2INT  | GP2PUL | GP2N  | IODE  |  |  |  |  |  |

- ✤ GP2MODE Configuration of the pin GP2
  - 00: PWM output
  - 01: GPIO output Push-Pull
  - 10: Analog input
  - 11: GPIO Input
- **GP2PUL** Enable or disable the internal pull-up.
  - 0: Pull-UP disable
  - 1: Pull-UP enabled

\* GP2INT Configuration of the interrupt, available only when the pin is configured as input

- 00: Interrupt disabled
- 01: Interrupt on positive edge
- 10: Interrupt on negative edge
- 11: Interrupt on both edges

#### 2.1.4 GP3 Configuration

|       | GP3CONF Address: 0x03 |       |       |       |        |       |       |  |  |  |  |  |
|-------|-----------------------|-------|-------|-------|--------|-------|-------|--|--|--|--|--|
| 7     | 7 6 5 4 3 2 1 0       |       |       |       |        |       |       |  |  |  |  |  |
| R/W-0 | R/W-0                 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 |  |  |  |  |  |
| -     | -                     | -     | GP3   | BINT  | GP3PUL | GP3N  | IODE  |  |  |  |  |  |

Note: When the **ETYPE** bit is set, this pin is in PWM mode automatically and can't be changed.

#### ✤ GP3MODE Configuration of the pin GP3

- 00: PWM output
- 01: GPIO output Push-Pull
- 10: Analog input
- 11: GPIO Input

#### ✤ GP3PUL Enable or disable the internal pull-up.

- 0: Pull-UP disable
- 1: Pull-UP enabled

**GP3INT** Configuration of the interrupt, available only when the pin is configured as input

- 00: Interrupt disabled
- 01: Interrupt on positive edge
- 10: Interrupt on negative edge
- 11: Interrupt on both edges

## 2.2 Interrupt output Configuration

This register is used for enable or disable the interrupt source selectively. When an interrupt event occurs, the **INT** pin goes low and the event is stored in the status register.

|       | INTCONF Address: 0x04 |       |       |       |        |        |        |  |  |  |  |
|-------|-----------------------|-------|-------|-------|--------|--------|--------|--|--|--|--|
| 7     | 6                     | 5     | 4     | 3     | 2      | 1      | 0      |  |  |  |  |
| R/W-0 | R/W-0                 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0  |  |  |  |  |
| INT2  | IRMIN                 | IRMAX | IRDEC | IRINC | IPUSHD | IPUSHP | IPUSHR |  |  |  |  |

- ✤ IPUSHR Push button release bit
  - 1: Interrupt enabled when the push button is released.
  - 0: Interrupt disabled
- ✤ IPUSHP Push button press bit
  - 1: Interrupt enabled when the push button is pressed.
  - 0: Interrupt disabled
- ✤ IPUSHD Push button double press
  - 1: Interrupt enabled when the push button is double pressed.
  - 0: Interrupt disabled
- ✤ IRINC Rotary encoder direction of increase
  - 1: Interrupt enabled when the encoder is rotated in the direction of increase
  - 0: Interrupt disabled
- ✤ IRDEC Rotary encoder direction of decrease
  - 1: Interrupt enabled when the encoder is rotated in the direction of decrease
  - 0: Interrupt disabled
- \* IRMAX CVAL reaches CMAX bit
  - 1: Interrupt enabled when CVAL reaches CMAX
  - 0: Interrupt disabled
- \* IRMIN CVAL reaches CMIN bit
  - 1: Interrupt enabled when CVAL reaches CMIN
  - 0: Interrupt disabled
- INT2 Enable the secondary interrupts
  - 1: Secondary interrupt enabled
  - 0: Secondary interrupt disabled

### 2.3 Status

#### 2.3.1 Encoder Status

This register if only readable, when is read is automatically cleared.

|      | ESTATUS Address: 0x05                      |     |     |     |     |     |     |  |  |  |  |  |
|------|--|-----|-----|-----|-----|-----|-----|--|--|--|--|--|
| 7    | 7 6 5 4 3 2 1 0                            |     |     |     |     |     |     |  |  |  |  |  |
| R-0  | R-0  | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |  |  |  |  |  |
| INT2 | INT2 RMIN RMAX RDEC RINC PUSHD PUSHP PUSHR |     |     |     |     |     |     |  |  |  |  |  |

**D PUSHR** Status of the push button of the encoder

- 1: Push button is released
- 0: Push button is not released
- **D PUSHP** Status of the push button of the encoder
  - 1: Push button is pressed
  - 0: Push button is not pressed

 $\hfill\square$  **PUSHD** Status of the push button of the encoder

- 1: Push button is double pressed
- 0: Push button is not double pressed
- **RINC** Rotary encoder is rotated in the increase direction
  - 1: Encoder is rotated
  - 0: Encoder is not rotated

 $\hfill\square$  RDEC Rotary encoder is rotated in the decrease direction

- 1: Encoder is rotated
- 0: Encoder is not rotated
- **RMAX** Status of the counter value
  - 1: CVAL reaches the CMAX value
  - 0: **CVAL** is below the **CMAX** value
- **RMIN** Status of the counter value
  - 1: **CVAL** reaches the **CMIN** value
  - 0: CVAL is above the CMIN value
- □ INT2 Secondary interrupt status
  - 1: Secondary interrupt event occurs
  - 0: No secondary event occurs

#### 2.3.2 Secondary interrupt status

In this register is possible to check the event of the fade process as well as the GP pins when is configured as input. This register if only readable, when is read is automatically cleared.

|     | I2STATUS Address: 0x06        |  |  |  |  |  |  |  |  |  |  |
|-----|-------------------------------|--|--|--|--|--|--|--|--|--|--|
| 7   | 6 5 4 3 2 1 0                 |  |  |  |  |  |  |  |  |  |  |
| R-0 | ) R-0 R-0 R-0 R-0 R-0 R-0 R-0 |  |  |  |  |  |  |  |  |  |  |
| -   | - FADE EGP3 EGP2 EGP1         |  |  |  |  |  |  |  |  |  |  |

 $\hfill\square\hfill \ensuremath{\mathsf{GP1}}$  Configuration of the GP1

00: No event occurs

- 01: Positive edge event
- 10: Negative edge event
- **GP2** Configuration of the GP2.
  - 00: No event occurs
  - 01: Positive edge event
  - 10: Negative edge event

#### $\hfill\square$ GP3 Configuration of the GP3. Available only with the standard encoder

- 00: No event occurs
- 01: Positive edge event
- 10: Negative edge event

#### $\hfill\square$ FADE Fade event occurs

- 1: Fade process event
- $0:\ No\ event\ in\ the\ fade\ process$

#### 2.3.3 Fade process status

With this register is possible to check the status of the PWM channel during the fade process. This register is only readable and the bits are set or cleared automatically during the fade process.

|                 | FSTATUS Address: 0x07 |      |      |      |     |     |     |  |  |  |  |
|-----------------|-----------------------|------|------|------|-----|-----|-----|--|--|--|--|
| 7 6 5 4 3 2 1 0 |                       |      |      |      |     |     |     |  |  |  |  |
| R-0             | R-0                   | R-0  | R-0  | R-0  | R-0 | R-0 | R-0 |  |  |  |  |
| -               | -                     | FGP3 | FGP2 | FGP1 | FEB | FEG | FER |  |  |  |  |

□ FER Fade status process of the RGB Encoder color red

- 1: Fade process is running
- 0: Fade process terminated
- $\hfill\square$  FEG Fade status process of the RGB Encoder color green
  - 1: Fade process is running
  - 0: Fade process terminated
- $\hfill\square$  **FEB** Fade status process of the RGB Encoder color blue
  - 1: Fade process is running
  - 0: Fade process terminated
- $\hfill\square$  GP1 Fade status process of the GP pin 1
  - 1: Fade process is running
  - 0: Fade process terminated
- **GP2** Fade status process of the GP pin 2
  - 1: Fade process is running
  - 0: Fade process terminated
- $\hfill \square$  GP3 Fade status process of the GP pin 3
  - 1: Fade process is running
  - 0: Fade process terminated

## 2.4 Encoder registers

## 2.4.1 Counter Value

|   | CVAL Address: 0x08                              |       |           |                |       |       |       |  |  |  |
|---|---|-------|-----------|----------------|-------|-------|-------|--|--|--|
| 31  | 30  | 29    | 28        | 27             | 26    | 25    | 24    |  |  |  |
| R/W-0   | R/W-0   | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0 | R/W-0 |  |  |  |
|   |   |       | CVAL BYTE | 4 <31 - 24>    |       |       |       |  |  |  |
|   |   |       | Address   | s: <b>0x09</b> |       |       |       |  |  |  |
| 23  | 22  | 21    | 20        | 19             | 18    | 17    | 16    |  |  |  |
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |       |           |                |       |       |       |  |  |  |
|   |   |       | CVAL BYTE | 3 <23 - 16>    |       |       |       |  |  |  |
|   |   |       | Address   | s: <b>0x0A</b> |       |       |       |  |  |  |
| 15  | 14  | 13    | 12        | 11             | 10    | 9     | 8     |  |  |  |
| R/W-0   | R/W-0   | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0 | R/W-0 |  |  |  |
|   |   |       | CVAL BYTE | 2 <15 - 8>     |       |       |       |  |  |  |
|   | Address: 0x0B                                   |       |           |                |       |       |       |  |  |  |
| 7   | 6   | 5     | 4         | 3              | 2     | 1     | 0     |  |  |  |
| R/W-0   | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |       |           |                |       |       |       |  |  |  |
|   |   |       | CVAL BYTE | E 1 <7 - 0>    |       |       |       |  |  |  |

## 2.4.2 Counter Max

|       |               |       | CMAX Add  | Iress: 0x0C    |       |          |       |  |  |  |
|-------|---------------|-------|-----------|----------------|-------|----------|-------|--|--|--|
| 31    | 30            | 29    | 28        | 27             | 26    | 26 25 24 |       |  |  |  |
| R/W-0 | R/W-0         | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|       |               | (     | CMAX BYTE | 4 <31 - 24>    | >     |          |       |  |  |  |
|       |               |       | Address   | : 0x0D         |       |          |       |  |  |  |
| 23    | 22            | 21    | 20        | 19             | 18    | 17       | 16    |  |  |  |
| R/W-0 | R/W-0         | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|       |               | (     | CMAX BYTE | 3 <23 - 16>    | >     |          |       |  |  |  |
|       |               |       | Address   | s: <b>0x0E</b> |       |          |       |  |  |  |
| 15    | 14            | 13    | 12        | 11             | 10    | 9        | 8     |  |  |  |
| R/W-0 | R/W-0         | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|       |               |       | CMAX BYTE | 2 <15 - 8>     |       |          |       |  |  |  |
|       | Address: 0x0F |       |           |                |       |          |       |  |  |  |
| 7     | 6             | 5     | 4         | 3              | 2     | 1        | 0     |  |  |  |
| R/W-0 | R/W-0         | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|       |               |       | CMAX BYT  | E 1 <7 - 0>    |       |          |       |  |  |  |

## 2.4.3 Counter Min

|   |                     |       | CMIN Add  | ress: 0x10     |       |          |       |  |  |  |
|---|---------------------|-------|-----------|----------------|-------|----------|-------|--|--|--|
| 31  | 30                  | 29    | 28        | 27             | 26    | 26 25 24 |       |  |  |  |
| R/W-0   | R/W-0               | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|   |                     |       | CMIN BYTE | 4 <15 - 8>     |       |          |       |  |  |  |
|   |                     |       | Address   | 5: <b>0x11</b> |       |          |       |  |  |  |
| 23  | 22                  | 21    | 20        | 19             | 18    | 17       | 16    |  |  |  |
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |                     |       |           |                |       |          |       |  |  |  |
|   | CMIN BYTE 3 <7 - 0> |       |           |                |       |          |       |  |  |  |
|   |                     |       | Address   | s: <b>0x12</b> |       |          |       |  |  |  |
| 15  | 14                  | 13    | 12        | 11             | 10    | 9        | 8     |  |  |  |
| R/W-0   | R/W-0               | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|   |                     |       | CMIN BYTE | 2 <15 - 8>     |       |          |       |  |  |  |
|   | Address: 0x13       |       |           |                |       |          |       |  |  |  |
| 7   | 6                   | 5     | 4         | 3              | 2     | 1        | 0     |  |  |  |
| R/W-0   | R/W-0               | R/W-0 | R/W-0     | R/W-0          | R/W-0 | R/W-0    | R/W-0 |  |  |  |
|   | ·                   |       | CMIN BYT  | E 1 <7 - 0>    |       |          | ·     |  |  |  |

## 2.4.4 Increment step

|   |   |       | ISTEP Add  | lress: 0x14    |       |       |       |  |  |  |
|---|---|-------|------------|----------------|-------|-------|-------|--|--|--|
| 31  | 30  | 29    | 28         | 27             | 26    | 25    | 24    |  |  |  |
| R/W-0   | R/W-0   | R/W-0 | R/W-0      | R/W-0          | R/W-0 | R/W-0 | R/W-0 |  |  |  |
|   | ISTEP BYTE 4 <15 - 8>                           |       |            |                |       |       |       |  |  |  |
|   |   |       | Address    | s: <b>0x15</b> |       |       |       |  |  |  |
| 23  | 23 22 21 20 19 18 17 16                         |       |            |                |       |       |       |  |  |  |
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |       |            |                |       |       |       |  |  |  |
|   | ISTEP BYTE 3 <7 - 0>                            |       |            |                |       |       |       |  |  |  |
|   |   |       | Address    | 5: <b>0x16</b> |       |       |       |  |  |  |
| 15  | 14  | 13    | 12         | 11             | 10    | 9     | 8     |  |  |  |
| R/W-0   | R/W-0   | R/W-0 | R/W-0      | R/W-0          | R/W-0 | R/W-0 | R/W-0 |  |  |  |
|   | •   | •     | ISTEP BYTE | 2 <15 - 8>     |       |       |       |  |  |  |
|   | Address: 0x17                                   |       |            |                |       |       |       |  |  |  |
| 7   | 6   | 5     | 4          | 3              | 2     | 1     | 0     |  |  |  |
| R/W-0   | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |       |            |                |       |       |       |  |  |  |
|   |   |       | ISTEP BYT  | E 1 <7 - 0>    |       |       |       |  |  |  |

## 2.5 LEDs registers

#### 2.5.1 LED Red intensity

| RLED Address: 0x18 |   |   |          |                 |   |   |   |  |  |  |
|--------------------|---|---|----------|-----------------|---|---|---|--|--|--|
| 7                  | 6   | 5 | 4        | 3               | 2 | 1 | 0 |  |  |  |
| R/W-0              | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |          |                 |   |   |   |  |  |  |
|                    |   | L | ED A PWM | Value $<7 - 02$ | > |   |   |  |  |  |

This register is used for setting the PWM of the red LED of the RGB encoder. A value of 0x00 means PWM at 0%, LED OFF. A value of 0xFF means PWM at 100%, LED completely ON.

#### 2.5.2 LED Green intensity

|                 | GLED Address: 0x19                              |  |  |  |  |  |  |  |  |  |
|-----------------|---|--|--|--|--|--|--|--|--|--|
| 7 6 5 4 3 2 1 0 |   |  |  |  |  |  |  |  |  |  |
| R/W-0           | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |  |  |  |  |  |  |  |  |  |
|                 | LED B PWM Value <7 - 0>                         |  |  |  |  |  |  |  |  |  |

This register is used for setting the PWM of the green LED of the RGB encoder. A value of  $0\times00$  means PWM at 0%, LED OFF. A value of  $0\timesFF$  means PWM at 100%, LED completely ON.

#### 2.5.3 LED Blue intensity

| BLED Address: 0x1A |   |   |          |                 |   |   |   |  |  |
|--------------------|---|---|----------|-----------------|---|---|---|--|--|
| 7                  | 6   | 5 | 4        | 3               | 2 | 1 | 0 |  |  |
| R/W-0              | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |          |                 |   |   |   |  |  |
|                    |   | L | ED B PWM | Value $<7 - 02$ | > |   |   |  |  |

This register is used for setting the PWM of the blue LED of the RGB encoder. A value of 0x00 means PWM at 0%, LED OFF. A value of 0xFF means PWM at 100%, LED completely ON.

## 2.6 GPs registers

The usage of these register depends of the configuration of the GP pins:

- **> PWM** Is possible to write the PWM value.
- **GPIO output:** Is possible to write 1 or 0 for setting the output logic level.
- ► Analog input: Is possible to read the ADC value
- ► GPIO Input: Is possible to read the logic level of the output

#### 2.6.1 GP1 register

|       | GP1REG Address: 0x1B                            |   |           |           |   |   |   |  |  |  |
|-------|---|---|-----------|-----------|---|---|---|--|--|--|
| 7     | 6   | 5 | 4         | 3         | 2 | 1 | 0 |  |  |  |
| R/W-0 | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |           |           |   |   |   |  |  |  |
|       |   |   | GP1 Value | e <7 - 0> |   |   | 1 |  |  |  |

#### 2.6.2 GP2 register

| GP2REG Address: 0x1C |   |   |           |           |   |   |   |  |  |
|----------------------|---|---|-----------|-----------|---|---|---|--|--|
| 7                    | 6   | 5 | 4         | 3         | 2 | 1 | 0 |  |  |
| R/W-0                | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |           |           |   |   |   |  |  |
|                      |   |   | GP2 Value | e <7 - 0> |   |   |   |  |  |

#### 2.6.3 GP3 register

| GP3REG Address: 0x1D |   |   |           |           |   |   |   |  |  |  |
|----------------------|---|---|-----------|-----------|---|---|---|--|--|--|
| 7                    | 6   | 5 | 4         | 3         | 2 | 1 | 0 |  |  |  |
| R/W-0                | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 |   |           |           |   |   |   |  |  |  |
|                      |   |   | GP3 Value | e <7 - 0> |   |   |   |  |  |  |

## 2.7 Timing registers

This register are used for changing some timing parameter

#### 2.7.1 Anti-bouncing period

This register is used for setting the anti-bounce period. The value is in ms  $\times$  10. For example, when you rotate the encoder especially at low speed, some times bouncing can happen and you can see it when rotation is in the opposite direction. With this register, it is possible to set the period where the opposite rotation is ignored. The default value is 25, that means that the de-bounce time is 250ms.

| ANTBOUNC Address: 0x1E |       |       |       |       |       |       |       |  |
|------------------------|-------|-------|-------|-------|-------|-------|-------|--|
| 7                      | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |
| R/W-0                  | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-1 |  |
| PBOUN <7 - 0>          |       |       |       |       |       |       |       |  |

#### 2.7.2 Double push time

This register is used for setting the double push of the rotary encoder switch. The value is in ms  $\times$  10. When this register is 0 this function is disabled.

| DPPERIOD Address: 0x1F |       |       |       |       |       |       |       |  |
|------------------------|-------|-------|-------|-------|-------|-------|-------|--|
| 7                      | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |
| R/W-0                  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| PDPUSH <7 - 0>         |       |       |       |       |       |       |       |  |

#### 2.7.3 Fade RGB encoder LED

This register is used for setting the fade speed of the RGB LED of the rotary encoder. The value is in ms and indicate the time of one step. If a standard rotary encoder is used, this register is not used.

| FADERGB Address: 0x20 |       |       |       |       |       |       |       |  |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|--|
| 7                     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |
| R/W-0                 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| FADERGB <7 - 0>       |       |       |       |       |       |       |       |  |

#### 2.7.4 Fade GP ports


This register is used for setting the fade speed of the GP ports. The value is in ms and indicate the time of one step. This register is working only if the GP port are configured in PWM

| FADEGP Address: 0x21 |       |       |       |       |       |       |       |  |
|----------------------|-------|-------|-------|-------|-------|-------|-------|--|
| 7                    | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |
| R/W-0                | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| FADEGP <7 - 0>       |       |       |       |       |       |       |       |  |

# 3. Reference

This project is open source, the HW and the FW as well as some example can be found on GitHub: https://github.com/Fattoresaimon/I2CEncoderV2

The HW project can be found on Circuit Maker site: https://workspace.circuitmaker.com/Projects/Details/Simone--Caron/I2C-Encoder-V2



4. Schematic