


Please note:  
 The clock for the vertical counter might have to be taken from another signal in the horizontal stage to have the phase between the HSYNC and VSYNC to be according to specs.

### HORIZONTAL



### VERTICAL

