top Project Status (07/20/2016 - 00:33:37) | |||
Project File: | fpga_v1.xise | Parser Errors: | No Errors |
Module Name: | amplitude_offset | Implementation State: | Synthesized |
Target Device: | xc3s200a-4vq100 |
|
|
Product Version: | ISE 14.7 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
CPLD Fitter Report (Text) | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
ISIM Simulator Log | Out of Date | śr. lip 20 00:33:15 2016 |