








-  H4
MOUNT-PAD-ROUND3.2
-  H2
MOUNT-PAD-ROUND3.2
-  H5
MOUNT-PAD-ROUND3.2
-  H3
MOUNT-PAD-ROUND3.2
-  H1
MOUNT-PAD-ROUND3.2
-  H6
MOUNT-PAD-ROUND3.2




Power Supply, Capacitors and various Connectors for a Keyboard and the original WDR-Computer expansion port.

Pascal G. (April 2020)
 mainboard
 18.04.2020 20:13
 Sheet: 1/4 A



**Clock Generation & Handling,
Input Switches & Keys**

Pascal G. (April 2020)
mainboard
18.04.2020 20:13
Sheet: 2/4 A




Bottom-Row Connections of the
Card-Edge-Connector
(1-Bit BUS)

Pascal G. (April 2020)

mainboard

18.04.2020 20:13

Sheet: 3/4 A




Bottom-Row Connections of the Card-Edge-Connector (1-Bit BUS)

Pascal G. (April 2020)

mainboard


18.04.2020 20:13

Sheet: 4/4 A




Monitor Board
 Displaying OUT and PCNT
 via LEDs

Pascal G. (April 2020)	
MonitorBoard	
19.04.2020 13:40	
Sheet: 1/3	A




Monitor Board
 Displaying INST, CPU Lines
 and IN via LEDs

Pascal G. (April 2020)
 MonitorBoard
 19.04.2020 13:40
 Sheet: 2/3 A



Pascal G. (April 2020)
 MonitorBoard
 19.04.2020 13:40
 Sheet: 3/3 A




Memory Board with 64k x 8Bit Jumper J1 allows to experiment with interlaced memory, turning it into a 64k x 16Bit system (12Bit IO Address range)

Pascal G (April 2020)

memory

13.04.2020 00:31

Sheet: 1/2 A




BUS Connector and Program Counter LOAD Connector (Allows to implement proper Jumps in the future maybe)

Pascal G (April 2020)

memory




13.04.2020 00:31

Sheet: 2/2 A



CPU Board with basic IO decoders

Pascal G. (April 2020)
 cpuboard
 24.04.2020 19:10
 Sheet: 1/2 A



CPU Board with basic IO decoders

Pascal G. (April 2020)
 cpuboard
 24.04.2020 19:10
 Sheet: 2/2 A