

Sheet: power  
File: power.sch

Sheet: fpga\_power  
File: fpga\_power.sch

Sheet: fpga\_cfg  
File: fpga\_cfg.sch

Sheet: fpga\_io  
File: fpga\_io.sch

Sheet: hyperram  
File: hyperram.sch

Sheet: ftdi  
File: ftdi.sch

H101 MountingHole  
H103 MountingHole  
H102 MountingHole  
H104 MountingHole





Designed by JOP  
Licence: CERN-OHL-W V2.0

Sheet: /  
File: fusbee5.sch

**Title: Overview – FUSBee5**

Size: A4 Date: 27.03.2020  
KiCad E.D.A. kicad (5.1.5-81-g5fdc42420)

Rev: v1a  
Id: 1/7




Dividers:  
 68/15 → 3.32V  
 30/15 → 1.8V  
 12/15 → 1.08V  
 13/15 → 1.12V


Inductors:  
 Murata: DFE201610E-R47M OR DFE201210S-R47M

Optional feed-forward capacitor:  
 $C_{ff} = 12\mu s / R_2 = 12\mu s / 15k = 800p \rightarrow 680p$

Power sequencing:  
 Vccio8 is required to reach Vih of an external SPI flash before Vcc and Vccaux are ramped up to Vporup, if the FPGA operates as SPI master!




Power supply for FPGA Vaux



Power supply for hyperram  
 Expected load: 2x25mA  
 If hyperram with VDD=3.3V is used, bridge this LDO.

Automatic 5V power source selection and overvoltage protection



$$11k \rightarrow 22k || 22k$$


$$ILIM = 65.2 / (R / 1000) * 0.861 \rightarrow 1.24A @ 100k$$

$$t_{ss} = 6.41ms @ 100nF$$

CP2 < Vref && PR1 > Vref → IN1  
 CP2 > Vref && PR1 < Vref → IN2

CP2 > Vref && PR1 > Vref && PR1 > CP2 → IN1  
 CP2 > Vref && PR1 > Vref && PR1 < CP2 → IN2

OPTIONAL: PR1 = GND && CP2 = GND  
 IN1 > IN2 → IN1  
 IN1 < IN2 → IN2



Power supply for differential IO banks  
 For any voltage other than 1.8V, chose a suitable pincompatible LDO.

Designed by JOP  
 Licence: CERN-OHL-W V2.0

Sheet: /power/  
 File: power.sch




**Title: Power Supply (FPGA/USB/RAM)**

Size: A4 Date: 27.03.2020  
 KiCad E.D.A. kicad (5.1.5-81-g5f4c42420)


Rev: v1a  
 Id: 2/7

U303A  
LFE5U-25F-8BG3811

- XW20 NC
- XV19 NC
- XV18 NC
- XW18 NC
- XK17 NC
- XV17 NC
- XW17 NC
- XV17 NC
- XK16 NC
- TV16 NC
- XV16 NC
- AV15 NC
- TV15 NC
- UV15 NC
- XV15 NC
- TV14 NC
- XW14 NC
- XV14 NC
- TV13 NC
- XW13 NC
- TV12 NC
- TV11 NC
- DU10 NC
- EV10 NC
- CV9 NC
- M5 NC
- W4 RESERVED
- W5 RESERVED
- W8 RESERVED
- W9 RESERVED
- W10 RESERVED
- W11 RESERVED



Designed by JOP		
Licence: CERN-OHL-W V2.0		
Sheet: /fpga_power/		
File: fpga_power.sch		
<b>Title: FPGA Power Supply</b>		
Size: A3	Date: 27.03.2020	Rev: v1a
KiCad E.D.A. kicad (5.1.5-81-g5fdc42420)		Id: 3/7











Designed by JOP  
 Licence: CERN-OHL-W V2.0

Sheet: /ftdi/  
 File: ftdi.sch

**Title: USB 3.0 Interface**

Size: A4 Date: 27.03.2020  
 KiCad E.D.A. kicad (5.1.5-81-g5fdc42420)

Rev: v1a  
 Id: 4/7






Designed by JOP  
 Licence: CERN-OHL-W V2.0

Sheet: /fpga\_io/  
 File: fpga\_io.sch

**Title: FPGA IO-Banks**

Size: A3	Date: 27.03.2020	Rev: v1a
KiCad E.D.A. kicad (5.1.5-81-g5f4c42420)		Id: 5/7



Designed by JOP  
 Licence: CERN-OHL-W V2.0


Sheet: /hyperram/  
 File: hyperram.sch

**Title: Hyperram**

Size: A4 Date: 27.03.2020  
 KiCad E.D.A. kicad (5.1.5-81-g5fdc42420)

Rev: v1a  
 Id: 6/7

CFG\_[0..2] = 0b010 → Master SPI Mode (1/2/4-bit)  
 PROGRAMN → Active-low input that initiates a device configuration  
 INITN → Open-drain IO that is low while the configuration SRAM is erased; can be held low to prevent loading a configuration  
 DONE → Open-drain IO that indicates the FPGA is in user mode; can be held low to prevent FPGA from entering user mode



Designed by JOP  
 Licence: CERN-OHL-W V2.0

Sheet: /fpga\_cfg/  
 File: fpga\_cfg.sch

**Title: FPGA Configuration/Programming**

Size: A4 Date: 27.03.2020  
 KiCad E.D.A. kicad (5.1.5-81-g5f4c42420)

Rev: v1a  
 Id: 7/7