

FTDI  
Korbanke#  
CLKG  
RT11200

- ✓ DO 280 input pins
- ✓ 280/328
- ✓ 280 States LEDs
- ✓ 280 ADDR, DATA, OUT LEDs
- ✓ A15-A0 Switches
- ✓ (1) Control Switches
- ✓ A15-A0 Switch Enable Logic
- ✓ Control Switches SR
- ✓ OUT-LEDs Latch + Logic
- ✓ All A+328P Setup
- ✓ A1328P D2-D9/A0-A5
- ✓ 280 Clock DO
- ✓ 280 Reset Logic
- ✓ DBus Serialisation (165:1545)
- ✓ USB → CP2110 → TX/RX

LiPo charge  
5V Boost  
Power Switch + LED  
Edge connectors?  
328 D10-D13 access  
Pedge  
USB66?

DO  
A15-A0 → A1328P

AK51

- ✓ SPS flash (D10-D13 +3.3V (CP2110) + level shifters)
- ✓ Glue Logic
- ✓ De-soldering Caps DO
- ✓ Pull-up control switches
- ✗ Switches → GND, GND!

fused  
fused bread?





locators for  
pin1?

✗ fix  
power-up  
hangs  
(Star & Sleep Q.P.?)

## Current To-Do

1/26/21

- Try using FT230 for CLK6, DTR# (and KEEP-AWAKE#) & 3.3V out  
(get rid of 74V4 DTR logic + X60 oscillator + 855)  
→ FT230
- Reset/programming switch for AT328P ← pick switch
- Clocking for Z80
- ~~Life Charge / load-share / boost / power switch / status LEDs / fast / semi-beat~~  
(2) / battery holder (3)
- Edge connectors for D10-D13 (do they work?)
- De-spiking caps / exp. vcc / GND (1)
- ~~No AVR from address switches → GND~~
- ~~Add pin headers for all chips~~ (2)
- Show components around to improve rotation
- ~~NOT CLASSES (for vcc & GND)?~~
- EPC/DRC (4)



\* DBUS will be serialized  
 \* 4 uni-dir 8-bit bi-state buffers  
 (2x '125 or '126?)






# Glue Logic




$\overline{MREQ} - \overline{CE}$

$\overline{RD} \rightarrow \overline{OE}$   
Block

$\overline{WR} \rightarrow \overline{WE}$   
Block  $\overline{CPUR}$



$\overline{DBIN} \rightarrow \overline{RESET}$   
 $\overline{SRLOAD} \rightarrow \overline{RESET}$



$$t_H = \ln 2 (R_1 + R_2) C = 20.8 \mu s$$


$$t_L = \ln 2 (R_2) C = 6.9 \mu s$$

$$f = \frac{1}{\ln 2 (R_1 + 2R_2) C} = 486 \text{ kHz}$$

$$D = \frac{t_H}{t_H + t_L} = 100$$

# DATABUS SERIALIZATION

1/18/21



Shift in  
MSb first

Shift out  
MSb first



1595

# ATMEGA 328P PINOUT

1/17/21

<hr/>		
D0	Rx	30
D1	Tx	31
<hr/>		
D2	<u>DBLOAD</u>	32
D3	<u>DBSHIFT</u>	1
D4	<u>DBOUT</u>	2
D5	<u>DBIN</u>	9
D6	<u>DBDRIVE</u>	10
<hr/>		
D7	<u>SRLOAD</u>	11
D8	<u>SRSHIFT</u>	12
D9	<u>SROUT</u>	13
<hr/>		
D10	Sel	14
D11	HOST	15
D12	MISO	16
D13	Sck	17
<hr/>		
A0	<u>BLOCK</u>	23
A1	<u>CPURR</u>	24
A2	<u>XBLOCK</u>	25
A3	<u>CPURTAL</u>	26
A4	<u>SWFLEN</u>	27
A5	<u>SWTOEN</u>	28

uUSB / CP2102



1/24/21

## CHOICES (POWER)

	COMPLEXITY	RELIABILITY	OTHER
Lipo → System Bus	73821	3.7V & 280???	If discharge > charge, USB power will eventually be insufficient
Lipo + Boost → System Bus	73821 / Boost / Big Inductor	PERFECT ✓	Higher discharge rate; USB power may not suffice } for high Shitkey?
Lipo + Load Share ↳ Better Shitkey	73871	3.7V & 280? But can plug in	USB power always an option
Lipo + Boost + Load Share ↳ Better Shitkey (*)	73871 / Boost / Big Inductor	PERFECT ✓	USB Power always an option } for high Shitkey?

## CHOICES (SERIAL)

	COST	AVAIL	PKG	HOME	EXTERNAL XTAL
CP2102	\$\$\$	*	QFN	NO	NO
CH349	\$	**	SOTC	YES	YES
FT232	\$\$	***	SOTC	NO	NO

231?

230 500 BTR  
232 Lipo + boost



## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor not only must be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

For better thermal performance, TI suggest to make copper polygon connected with each pin bigger.

### 10.2 Layout Example





Figure 10-1. Layout Example




# MCP73871

## Package Types



## Typical Application Circuit




LTJ31  
- tap into clock.  
(Tx/Rx LEDs)  
- Inset DTR

→ faster charge?

→ Power Switch?

→ If out disconnected  
What is the done on the Lipo?



10-26mA

40mA = 1mA

(1.2mA)  
1000mA in 1700mA in  
4/2 3/2