

February 2002

Data Sheet

14A, 100V, 0.160 Ohm, N-Channel Power MOSFETs

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17411.

Ordering Information


PART NUMBER	PACKAGE	BRAND		
IRF530	TO-220AB	IRF530		


NOTE: When ordering, use the entire part number.

Features

- 14A, 100V
- $r_{DS(ON)} = 0.160\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol





1

Absolute Maximum Ratings T_C = 25°C, Unless Otherwise Specified

	IRF530	UNITS
Drain to Source Breakdown Voltage (Note 1)	100	V
Drain to Gate Voltage (R _{GS} = 20kΩ) (Note 1)	100	V
Continuous Drain Current I _D	14	А
$T_{C} = 100^{0}C$ I_{D}	10	А
Pulsed Drain Current (Note 3)	56	A
Gate to Source Voltage V _{GS}	±20	V
Maximum Power Dissipation	79	W
Dissipation Derating Factor	0.53	W/ ^o C
Single Pulse Avalanche Energy Rating (Note 4)E _{AS}	69	mJ
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified SYMBOL **TEST CONDITIONS** PARAMETER MIN TYP MAX UNITS $I_{D} = 250\mu A, V_{GS} = 0V$ (Figure 10) 100 Drain to Source Breakdown Voltage BVDSS V --Gate to Threshold Voltage V_{GS(TH)} $V_{GS} = V_{DS}$, $I_D = 250 \mu A$ V 2 -4.0 Zero Gate Voltage Drain Current $V_{DS} = 95V, V_{GS} = 0V$ 25 IDSS -μΑ $V_{DS} = 0.8 \text{ x}$ Rated BV_{DSS} , $V_{GS} = 0V$, $T_{J} = 150^{\circ}C$ 250 μΑ _ -On-State Drain Current (Note 2) $V_{DS} > I_{D(ON)} \times r_{DS(ON) MAX}, V_{GS} = 10V$ 14 А ID(ON) --Gate to Source Leakage Current $V_{GS} = \pm 20V$ ±500 nA --IGSS I_D = 8.3A, V_{GS} = 10V (Figures 8, 9) Drain to Source On Resistance (Note 2) 0.14 0.16 Ω rDS(ON) -Forward Transconductance (Note 2) $V_{DS} \ge 50V, I_D = 8.3A$ (Figure 12) 5.1 7.6 -S 9fs Turn-On Delay Time V_{DD} = 50V, $I_D \approx$ 14A, $R_G \approx$ 12 Ω , R_L = 3.4 Ω _ 12 15 ns td(ON) MOSFET Switching Times are Essentially **Rise Time** 35 65 ns tr Independent of Operating Temperature Turn-Off Delay Time 25 70 ns td(OFF) Fall Time 25 59 _ ns tf Total Gate Charge $V_{GS} = 10V, I_D = 1\overline{4A}, V_{DS} = 0.8 \text{ x Rated } BV_{DSS}$ Q_{g(TOT)} 18 30 nC $I_{\alpha(RFF)} = 1.5 \text{mA}$ (Figure 14) (Gate to Source + Gate to Drain) Gate Charge is Essentially Independent of Gate to Source Charge Qgs 4 -nC **Operating Temperature** Gate to Drain "Miller" Charge Q_{gd} 7 nC _ Input Capacitance V_{DS} = 25V, V_{GS} = 0V, f = 1MHz (Figure 11) pF 600 CISS --Output Capacitance 250 COSS pF -**Reverse Transfer Capacitance** 50 pF C_{RSS} --Measured from the Modified MOSFET Internal Drain Inductance 3.5 nΗ L_D _ Contact Screw on Tab To Symbol Showing the Center of Die Internal Devices Inductances Measured from the Drain 4.5 nΗ -Lead, 6mm (0.25in) from Package to Center of Die Measured from the Source Internal Source Inductance 7.5 nH Ls Lead, 6mm (0.25in) From Header to Source Bonding Pad °C/W Thermal Resistance Junction to Case 1.9 $R_{\theta JC}$ -

Thermal Resistance Junction to

Ambient

 $R_{\theta JA}$

Free Air Operation

°C/W

_

62.5

-

-

-

-

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST COND	ITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Symbol		-	-	14	A
Pulse Source to Drain Current (Note 2)	I _{SDM}	Showing the Integral Reverse P-N Junction Diode	G C S	-	-	56	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 14A$, $V_{GS} = 0V$ (Figure 13)		-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{o}C$, $I_{SD} = 14A$, $dI_{SD}/dt = 100A/\mu s$		5.5	120	250	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{o}C$, $I_{SD} = 14A$, $dI_{SD}/dt = 100A/\mu s$		0.17	0.6	1.3	μC

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_{DD} = 25V, starting T_J = 25^oC, L = 530µH, R_G = 25Ω, peak I_{AS} = 14A (Figures 15, 16).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE






FIGURE 4. FORWARD BIAS SAFE OPERATING AREA






FIGURE 6. SATURATION CHARACTERISTICS












FIGURE 7. TRANSFER CHARACTERISTICS






FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)












FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS

TRADEMARKS

ACEx™

DOME™

FACT™

FAST®

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FASTr™ Bottomless™ FRFET™ CoolFET™ GlobalOptoisolator™ GTO™ **CROSSVOLT™** DenseTrench™ HiSeC™ **ISOPLANAR™** EcoSPARK™ LittleFET™ E²CMOS[™] MicroFET™ EnSigna™ MicroPak™ MICROWIRE™ OPTOLOGIC™ FACT Quiet Series™ **OPTOPLANAR™**

PACMAN™ POP™ Power247[™] PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER® SMART START™ STAR*POWER™ Stealth™

SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®] VCX™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.