Z80-PIO Z80A-PIO



Technical Manual

April 1978



Copyright© 1977 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

TABLE OF CONTENTS

1.0	Introd	duction	1
2.0	Archi	tecture	3
3.0	Pin D	escription	5
4.0	Progra	amming the PIO	9
	4.1	Reset	9
	4.2	Loading the Interrupt Vector	9
	4.3		10
	4.4		11
5.0	Timin	ıg	13
	5.1		13
	5.2	1	13
	5.3	1	14
	5.4		14
6.0	Interr	rupt Control	15
7.0	Appli	cations	17
	7.1		17
	7.2		18
	7.3		19
8.0	Progra	amming Summary	21
	8.1		21
	8.2	Set Mode	21
	8.3		21
9.0	Electr	rical Specifications	23
	9.1		23
	9.2		23
	9.3		23
	9.4		24
	9.5		24
10.0	Timin	og Chart	25

	•	

1.0 INTRODUCTION

The Z-80 Parallel I/O (PIO) Circuit is a programmable, two port device which provides a TTL compatible interface between peripheral devices and the Z80-CPU. The CPU can configure the Z80-PIO to interface with a wide range of peripheral devices with no other external logic required. Typical peripheral devices that are fully compatible with the Z80-PIO include most keyboards, paper tape readers and punches, printers, PROM programmers, etc. The Z80-PIO utilizes N channel silicon gate depletion load technology and is packaged in a 40 pin DIP. Major features of the Z80-PIO include:

- Two independent 8 bit bidirectional peripheral interface ports with 'handshake' data transfer control
- Interrupt driven 'handshake' for fast response
- Any one of four distinct modes of operation may be selected for a port including:
 - Byte output
 - Byte input
 - Byte bidirectional bus (Available on Port A only)
 - Bit control mode

All with interrupt controlled handshake

- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic
- Eight outputs are capable of driving Darlington transistors
- All inputs and outputs fully TTL compatible
- Single 5 volt supply and single phase clock are required.

One of the unique freatures of the Z80-PIO that separates it from other interface controllers is that all data transfer between the peripheral device and the CPU is accomplished under total interrupt control. The interrupt logic of the PIO permits full usage of the efficient interrupt capabilities of the Z80-CPU during I/O transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO so that additional circuits are not required. Another unique feature of the PIO is that it can be programmed to interrupt the CPU on the occurrence of specified status conditions in the peripheral device. For example, the PIO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the amount of time that the processor must spend in polling peripheral status.

2.0 PIO ARCHITECTURE

A block diagram of the Z80-PIO is shown in Figure 2.0-1. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic. The CPU bus interface logic allows the PIO to interface directly to the Z80-CPU with no other external logic. However, address decoders and/or line buffers may be required for large systems. The internal control logic synchronizes the CPU data bus to the peripheral device interfaces (Port A and Port B). The two I/O ports (A and B) are virtually identical and are used to interface directly to peripheral devices.




FIGURE 201 PIO BLOCK DIAGRAM

The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in Figure 2.0-2. The registers include: an 8 bit data input register, an 8 bit data output register, a 2 bit mode control register, an 8 bit mask register, an 8 bit input/output select register, and a 2 bit mask control register.




FIGURE 2.0-2 PORT I/O BLOCK DIAGRAM

The 2-bit mode control register is loaded by the CPU to select the desired operating mode (byte output, byte input, byte bidirectional bus, or bit control mode). All data transfer between the peripheral device and the CPU is achieved through the data input and data output registers. Data may be written into the output register by the CPU or read back to the CPU from the input register at any time. The handshake lines associated with each port are used to control the data transfer between the PIO and the peripheral device.

The 8-bit mask register and the 8-bit input/output select register are used only in the bit control mode. In this mode any of the 8 peripheral data or control bus pins can be programmed to be an input or an output as specified by the select register. The mask register is used in this mode in conjunction with a special interrupt feature. This feature allows an interrupt to be generated when any or all of the unmasked pins reach a specified state (either high or low). The 2-bit mask control register specifies the active state desired (high or low) and if the interrupt should be generated when all unmasked pins are active (AND condition) or when any unmasked pin is active (OR condition). This feature reduces the requirement for CPU status checking of the peripheral by allowing an interrupt to be automatically generated on specific peripheral status conditions. For example, in a system with 3 alarm conditions, an interrupt may be generated if any one occurs or if all three occur.

The interrupt control logic section handles all CPU interrupt protocol for nested priority interrupt structures. The priority of any device is determined by its physical location in a daisy chain configuration. Two lines are provided in each PIO to form this daisy chain. The device closest to the CPU has the highest priority. Within a PIO, Port A interrupts have higher priority than those of Port B. In the byte input, byte output or bidirectional modes, an interrupt can be generated whenever a new byte transfer is requested by the peripheral. In the bit control mode an interrupt can be generated when the peripheral status matches a programmed value. The PIO provides for complete control of nested interrupts. That is, lower priority devices may not interrupt higher priority devices that have not had their interrupt service routine completed by the CPU. Higher priority devices may interrupt the servicing of lower priority devices.

When an interrupt is accepted by the CPU in mode 2, the interrupting device must provide an 8-bit interrupt vector for the CPU. This vector is used to form a pointer to a location in the computer memory where the address of the interrupt service routine is located. The 8-bit vector from the interrupting device forms the least significant 8 bits of the indirect pointer while the I Register in the CPU provides the most significant 8 bits of the pointer. Each port (A and B) has an independent interrupt vector. The least significant bit of the vector is automatically set to a 0 within the PlO since the pointer must point to two adjacent memory locations for a complete 16-bit address.

The PIO decodes the RETI (Return from interrupt) instruction directly from the CPU data bus so that each PIO in the system knows at all times whether it is being serviced by the CPU interrupt service routine without any other communication with the CPU.

3.0 PIN DESCRIPTION

A diagram of the Z80-PIO pin configuration is shown in Figure 3.0-1. This section describes the function of each pin.

D₇-D₀ Z80-CPU Data Bus (bidirectional, tristate)

This bus is used to transfer all data and commands between the Z80-CPU and the Z80-PIO. $D_{\rm O}$ is the least significant bit of the bus.

B/A Sel Port B or A Select (input, active high)

This pin defines which port will be accessed during a data transfer between the Z80-CPU and the Z80-PIO. A low level on this pin selects Port A while a high level selects Port B. Often Address bit A_O from the CPU will be used for this selection function.

C/D Sel Control or Data Select (input, active high)

This pin defines the type of data transfer to be performed between the CPU and the PIO. A high level on this pin during a CPU write to the PIO causes the Z-80 data bus to be interpreted as a *command* for the port selected by the B/A Select line. A low level on this pin means that he Z-80 data bus is being used to transfer data between the CPU and the PIO. Often Address bit A₁ from the CPU will be used for this function.

CE Chip Enable (input, active low)

A low level on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally a decode of four I/O port numbers that encompass port A and B, data and control.

Φ System Clock (input)

The Z80-PIO uses the standard Z-80 system clock to synchronize certain signals internally. This is a single phase clock.

M1 Machine Cycle One Signal from CPU (input, active low)

This signal from the CPU is used as a sync pulse to control several internal PIO operations. When $\overline{M1}$ is active and the \overline{RD} signal is active, the Z80-CPU is fetching an instruction from memory. Conversely, when $\overline{M1}$ is active and $\overline{10RQ}$ is active, the CPU is acknowledging an interrupt. In addition, the $\overline{M1}$ signal has two other functions within the Z80-PIO.

- 1. M1 synchronizes the PIO interrupt logic.
- 2. When MI occurs without an active RD or IORQ signal the PIO logic enters a reset state.

IORQ Input/Output Request from Z80-CPU (input, active low)

The \overline{IORQ} signal is used in conjunction with the B/A Select, C/D Select, \overline{CE} , and \overline{RD} signals to transfer commands and data between the Z80-CPU and the Z80-PIO. When \overline{CE} , \overline{RD} and \overline{IORQ} are active, the port addressed by B/A will transfer data to the CPU (a read operation). Conversely, when \overline{CE} and \overline{IORQ} are active but \overline{RD} is not active, then the port addressed by B/A will be written into from the \overline{CPU} with either data or control information as specified by the C/D Select signal. Also, if \overline{IORQ} and $\overline{M1}$ are active simultaneously, the CPU is acknowledging an interrupt and the interrupting port will automatically place its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

Read Cycle Status from the Z80-CPU (input, active low)

If RD is active a MEMORY READ or I/O READ operation is in progress. The RD signal is used with B/A Select, C/D Select, CE, and IORQ signals to transfer data from the Z80-PIO to the Z80-CPU.

IEI Interrupt Enable In (input, active high)

This signal is used to form a priority interrupt daisy chain when more than one interrupt driven device is being used. A high level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

IEO Interrupt Enable Out (output, active high)

The IEO signal is the other signal required to form a daisy chain priority scheme. It is high only if IEI is high and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT Interrupt Request (output, open drain, active low)

When INT is active the Z80-PIO is requesting an interrupt from the Z80-CPU.

A₀ - A₇ Port A Bus (bidirectional, tristate)

This 8 bit bus is used to transfer data and/or status or control information between Port A of the Z80-PIO and a peripheral device. A_0 is the least significant bit of the Port A data bus.

A STB Port A Strobe Pulse from Peripheral Device (input, active low)

The meaning of this signal depends on the mode of operation selected for Port A as follows:

- 1) Output mode: The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.
- Input mode: The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.
- 3) Bidirectional mode: When this signal is active, data from the Port A output register is gated onto Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.
- 4) Control mode: The strobe is inhibited internally.

A RDY Register A Ready (output, active high)

The meaning of this signal depends on the mode of operation selected for Port A as follows:

- 1) Output mode: This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.
- 2) Input mode: This signal is active when the Port A input register is empty and is ready to accept data from the peripheral device.
- Bidirectional mode: This signal is active when data is available in the Port A output register for transfer to the peripheral device. In this mode data is not placed on the Port A data bus unless A STB is active.
- 4) Control mode: This signal is disabled and forced to a low state.

B₀ - B₇ Port B Bus (bidirectional, tristate)

This 8 bit bus is used to transfer data and/or status or control information between Port B of the PIO and a peripheral device. The Port B data bus is capable of supplying 1.5ma α 1.5V to drive Darlington transistors. B_O is the least significant bit of the bus.

B STB Port B Strobe Pulse from Peripheral Device (input, active low)

The meaning of this signal is similar to that of \overline{A} STB with the following exception:

In the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.

B RDY Register B Ready (output, active high)

The meaning of this signal is similar to that of A Ready with the following exception:

In the Port A bidirectional mode this signal is high when the Port A input register is empty and ready to accept data from the peripheral device.




FIGURE 3.0-1 PIO PIN CONFIGURATION

4.0 PROGRAMMING THE PIO

4.1 RESET

The Z80-PIO automatically enters a reset state when power is applied. The reset state performs the following functions:


- 1) Both port mask registers are reset to inhibit all port data bits.
- 2) Port data bus lines are set to a high impedance state and the Ready "handshake" signals are inactive (low). Mode 1 is automatically selected.
- 3) The vector address registers are *not* reset.
- 4) Both port interrupt enable flip flops are reset.
- 5) Both port output registers are reset.

In addition to the automatic power on reset, the PIO can be reset by applying an $\overline{M1}$ signal without the presence of a \overline{RD} or \overline{IORQ} signal. If no \overline{RD} or \overline{IORQ} is detected during $\overline{M1}$ the \overline{PIO} will enter the reset state immediately after the $\overline{M1}$ signal goes inactive. The purpose of this reset is to allow a single external gate to generate a reset without a power down sequence. This approach was required due to the 40 pin packaging limitation.

Once the PIO has entered the internal reset state it is held there until the PIO receives a control word from the CPU.

4.2 LOADING THE INTERRUPT VECTOR

The PIO has been designed to operate with the Z80-CPU using the mode 2 interrupt response. This mode requires that an interrupt vector be supplied by the interrupting device. This vector is used by the CPU to form the address for the interrupt service routine of that port. This vector is placed on the Z-80 data bus during an interrupt acknowledge cycle by the highest priority device requesting service at that time. (Refer to the Z80-CPU Technical Manual for details on how an interrupt is serviced by the CPU). The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format:




D0 is used in this case as a flag bit which when low causes V7 thru V1 to be loaded into the vector register. At interrupt acknowledge time, the vector of the interrupting port will appear on the Z-80 data bus exactly as shown in the format above.

4.3 SELECTING AN OPERATING MODE

Port A of the PIO may be operated in any of four distinct modes: Mode 0 (output mode), Mode 1 (input mode), Mode 2 (bidirectional mode), and Mode 3 (control mode). Note that the mode numbers have been selected for mnemonic significance; i.e. 0=Out, 1=In, 2=Bidirectional. Port B can operate in any of these modes except Mode 2.

The mode of operation must be established by writing a control word to the PIO in the following format:



Bits D7 and D6 from the binary code for the desired mode according to the following table:

D 7	D6	Mode
0	0	0 (output)
0	1	1 (input)
1	0	2 (bidirectional)
1	1	3 (control)

Bits D5 and D4 are ignored. Bits D3-D0 must be set to 1111 to indicate "Set Mode".

Selecting Mode 0 enables any data written to the port output register by the CPU to be enabled onto the port data bus. The contents of the output register may be changed at any time by the CPU simply by writing a new data word to the port. Also the current contents of the output register may be read back to the Z80-CPU at any time through the execution of an input instruction.

With Mode 0 active, a data write from the CPU causes the Ready handshake line of that port to go high to notify the peripheral that data is available. This signal remains high until a strobe is received from the peripheral. The rising edge of the strobe generates an interrupt (if it has been enabled) and causes the Ready line to go inactive. This very simple handshake is similar to that used in many peripheral devices.

Selecting Mode 1 puts the port into the input mode. To start handshake operation, the CPU merely performs an input read operation from the port. This activates the Ready line to the peripheral to signify that data should be loaded into the empty input register. The peripheral device then strobes data into the port input register using the strobe line. Again, the rising edge of the strobe causes an interrupt request (if it has been enabled) and deactivates the Ready signal. Data may be strobed into the input register regardless of the state of the Ready signal if care is taken to prevent a data overrun condition.

Mode 2 is a bidirectional data transfer mode which uses all four handshake lines. Therefore only Port A may be used for Mode 2 operation. Mode 2 operation uses the Port A handshake signals for output control and the Port B handshake signals for input control. Thus, both A RDY and B RDY may be active simultaneously. The only operational difference between Mode 0 and the output portion of Mode 2 is that data from the Port A output register is allowed on to the port data bus only when A STB is active in order to achieve a bidirectional capability.

Mode 3 operation is intended for status and control applications and does not utilize the handshake signals. When Mode 3 is selected, the next control word sent to the PIO must define which of the port data bus lines are to be inputs and which are outputs. The format of the control word is shown below:


D7	D6	D5	D4	D3	D2	D1	D0
I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀

If any bit is set to a one, then the corresponding data bus line will be used as an input. Conversely, if the bit is reset, the line will be used as an output.

During Mode 3 operation the strobe signal is ignored and the Ready line is held low. Data may be written to a port or read from a port by the Z80-CPU at any time during Mode 3 operation. When reading a port, the data returned to the CPU will be composed of input data from port data bus lines assigned as inputs plus port output register data from those lines assigned as outputs.

4.4 SETTING THE INTERRUPT CONTROL WORD

The interrupt control word for each port has the following format:



If bit D7=1 the interrupt enable flip flop of the port is set and the port may generate an interrupt. If bit D7=0 the enable flag is reset and interrupts may not be generated. If an interrupt is pending when the enable flag is set, it will then be enabled onto the CPU interrupt request line. Bits D6, D5, and D4 are used only with Mode 3 operation. However, setting bit D4 of the interrupt control word during any mode of operation will cause any pending interrupt to be reset. These three bits are used to allow for interrupt operation in Mode 3 when any group of the I/O lines go to certain defined states. Bit D6 (AND/OR) defines the logical operation to be performed in port monitoring. If bit D6=1, an AND function is specified and if D6=0, an OR function is specified. For example, if the AND function is specified, all bits must go to a specified state before an interrupt will be generated while the OR function will generate an interrupt if any specified bit goes to the active state.

Bit D5 defines the active polarity of the port data bus line to be monitored. If bit D5=1 the port data lines are monitored for a high state while if D5=0 they will be monitored for a low state.

If bit D4=1 the next control word sent to the PIO must define a mask as follows:

D7	D6	D5	D4	D3	D2	D1	D0
MB ₇	MB ₆	мв ₅	MB ₄	MB ₃	мв ₂	MB ₁	мво

Only those port lines whose mask bit is zero will be monitored for generating an interrupt.

5.0 TIMING

5.1 OUTPUT MODE (MODE 0)

Figure 5.0-1 illustrates the timing associated with Mode 0 operation. An output cycle is always started by the execution of an output instruction by the CPU. A WR* pulse is generated by the PIO during a CPU I/O write operation and is used to latch the data from the CPU data bus into the addressed port's (A or B) output register. The rising edge of the \overline{WR}^* pulse then raises the Ready flag after the next falling edge of Φ to indicate that data is available for the peripheral device. In most systems the rising edge of the Ready signal can be used as a latching signal in the peripheral device if desired. The Ready signal will remain active until: (1) a positive edge is received from the strobe line indicating that the peripheral has taken the data, or (2) if already active, Ready will be forced low 1½ Φ cycles after the leading edge of IORQ if the port's output register is written into. Ready will return high on the first falling edge of Φ after the trailing edge of IORQ. This guarantees that Ready is low when port data is changing. The Ready signal will not go inactive until a falling edge occurs on the clock (Φ) line. The purpose of delaying the negative transition of the Ready signal until after a negative clock transition is that it allows for a very simple generation scheme for the strobe pulse. By merely connecting the Ready line to the Strobe line, a strobe with a duration of one clock period will be generated with no other logic required. The positive edge of the strobe pulse automatically generates an INT request if the interrupt enable flip flop has been set and this device is the highest priority device requesting an interrupt.

If the PIO is not in a reset state, the output register may be loaded before mode 0 is selected. This allows the port output lines to become active in a user defined state.





FIGURE 5.0-1 MODE 0 (OUTPUT) TIMING

INPUT MODE (MODE 1) 5.2

Figure 5.0-2 illustrates the timing of an input cycle. The peripheral initiates this cycle using the strobe line after the CPU has performed a data read. A low level on this line loads data into the port input register and the rising edge of the strobe line activates the interrupt request line (INT) if the interrupt enable is set and this is the highest priority requesting device. The next falling edge of the clock line (Φ) will then reset the Ready line to an inactive state signifying that the input register is full and further loading must be inhibited until the CPU reads the data. The CPU will in the course of its interrupt service routine, read the data from the interrupting port. When this occurs, the positive edge from the CPU RD signal will raise the Ready line with the next low going transition of Φ , indicating that new data can be loaded into the PIO. If already active, Ready will be forced low one and one-half Φ periods following the leading edge of IORQ during a read of a PIO port. If the user strobes data into the PIO only when Ready is high, the forced state of Ready will prevent input register data from changing while the CPU is reading the PIO. Ready will go high again after the trailing edge of the IORQ as previously described.



MODE 1 (INPUT) TIMING

5.3 BIDIRECTIONAL MODE (MODE 2)

This mode is merely a combination of Mode 0 and Mode 1 using all four handshake lines. Since it requires all four lines, it is available only on Port A. When this mode is used on Port A, Port B must be set to the Bit Control Mode. The same interrupt vector will be returned for a Mode 3 interrupt on Port B and an input transfer interrupt during Mode 2 operation of Port A. Ambiguity is avoided if Port B is operated in a polled mode and the Port B mask register is set to inhibit all bits.

Figure 5.0-3 illustrates the timing for this mode. It is almost identical to that previously described for Mode 0 and Mode 1 with the Port A handshake lines used for output control and the Port B lines used for input control. The difference between the two modes is that, in Mode 2, data is allowed out onto the bus only when the A strobe is low. The rising edge of this strobe can be used to latch the data into the peripheral since the data will remain stable until after this edge. The input portion of Mode 2 operates identically to Mode 1. Note that both Port A and Port B must have their interrupts enabled to achieve an interrupt driven bidirectional transfer.




FIGURE 5.0-3 PORT A, MODE 2 (BIDIRECTIONAL) TIMING

The peripheral must not gate data onto a port data bus while \overline{A} STB is active. Bus contention is avoided if the peripheral uses \overline{B} STB to gate input data onto the bus. The PIO uses the \overline{B} STB low level to latch this data. The PIO has been designed with a zero hold time requirement for the data when latching in this mode so that this simple gating structure can be used by the peripheral. That is, the data can be disabled from the bus immediately after the strobe rising edge.

5.4 CONTROL MODE (MODE 3)

The control mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into output registers with the same timing as Mode 0. A RDY will be forced low whenever Port A is operated in Mode 3. B RDY will be held low whenever Port B is operated in Mode 3 unless Port A is in Mode 2. In the latter case, the state of B RDY will not be affected.

When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of \overline{RD} . See Figure 5.0-4.




FIGURE 5.0-4

An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfies the logical equation defined by the 8-bit mask and 2-bit mask control registers. Another interrupt will not be generated until a change occurs in the status of the logical equation. A Mode 3 interrupt will be generated only if the result of a Mode 3 logical operation changes from false to true. For example, assume that the Mode 3 logical equation is an "OR" function. An unmasked port data line becomes active and an interrupt is requested. If a second unmasked port data line becomes active concurrently with the first, a new interrupt will not be requested since a change in the result of the Mode 3 logical operation has not occurred.

If the result of a logical operation becomes true immediately prior to or during $\overline{M1}$, an interrupt will be requested after the trailing edge of $\overline{M1}$.

6.0 INTERRUPT SERVICING

Some time after an interrupt is requested by the PIO, the CPU will send out an interrupt acknowledge (M1 and IORQ). During this time the interrupt logic of the PIO will determine the highest priority port which is requesting an interrupt. (This is simply the device with its Interrupt Enable Input high and its Interrupt Enable Output low). To insure that the daisy chain enable lines stabilize, devices are inhibited from changing their interrupt request status when M1 is active. The highest priority device places the contents of its interrupt vector register onto the Z80 data bus during interrupt acknowledge.

Figure 6.0-1 illustrates the timing associated with interrupt requests. During $\overline{M1}$ time, no new interrupt requests can be generated. This gives time for the Int Enable signals to ripple through up to four PIO circuits. The PIO with IEI high and IEO low during \overline{INTA} will place the 8-bit interrupt vector of the appropriate port on the data bus at this time.




FIGURE 6.0-1
INTERRUPT ACKNOWLEDGE TIMING

If an interrupt requested by the PIO is acknowledged, the requesting port is 'under service'. IEO of this port will remain low until a return from interrupt instruction (RETI) is executed while IEI of the port is high. If an interrupt request is not acknowledged, IEO will be forced high for one $\overline{\text{M1}}$ cycle after the PIO decodes the opcode 'ED'. This action guarantees that the two byte RETI instruction is decoded by the proper PIO port. See Figure 6.0-2.

Figure 6.0-3 illustrates a typical nested interrupt sequence that could occur with four ports connected in the daisy chain. In this sequence Port 2A requests and is granted an interrupt. While this port is being serviced, a higher priority port (1B) requests and is granted an interrupt. The service routine for the higher priority port is completed and a RETI instruction is executed to indicate to the port that its routine is complete. At this time the service routine of the lower priority port is completed.








FIGURE 6.0-2 RETURN FROM INTERRUPT CYCLE










4. PORT 1B SERVICE ROUTINE COMPLETE, "RETI" ISSUED, PORT 2A SERVICE RESUMED.



5. SECOND "RETI" INSTRUCTION ISSUED ON COMPLETION OF PORT 2A SERVICE ROUTINE.

FIGURE 6.0-3 DAISY CHAIN INTERRUPT SERVICING

7.0 APPLICATIONS

7.1 EXTENDING THE INTERRUPT DAISY CHAIN

Without any external logic, a maximum of four Z80-PIO devices may be daisy chained into a priority interrupt structure. This limitation is required so that the interrupt enable status (IEO) ripples through the entire chain between the beginning of $\overline{M1}$, and the beginning of \overline{IORQ} during an interrupt acknowledge cycle. Since the interrupt enable status cannot change during $\overline{M1}$, the vector address returned to the CPU is assured to be from the highest priority device which requested an interrupt.

If more than four PIO devices must be accommodated, a "look-ahead" structure may be used as shown in Figure 7.0-1. With this technique more than thirty PIO's may be chained together using standard TTL logic.




FIGURE 7.0-1
A METHOD OF EXTENDING THE INTERRUPT PRIORITY DAISY CHAIN

7.2 I/O DEVICE INTERFACE

In this example, the Z80-PIO is connected to an I/O terminal device which communicates over an 8 bit parallel bidirectional data bus as illustrated in Figure 7.0-2. Mode 2 operation (bidirectional) is selected by sending the following control word to Port A:

_	D7	D6	D5	D4	D3	D2	D1	D0
	1	0	Х	X	1	1	1	1
						Mode	Control	




FIGURE 7.0-2

EXAMPLE I/O INTERFACE

Next, the proper interrupt vector is loaded (refer to CPU Manual for details on the operation of the interrupt).

D7	D6	D5	D4	D3	D2	D1	D0
V 7	V6	V5	V4	V3	V2	Vì	0

Interrupts are then enabled by the rising edge of the first $\overline{M1}$ after the interrupt mode word is set unless that $\overline{M1}$ defines an interrupt acknowledge cycle. If a mask follows the interrupt mode word, interrupts are enabled by the rising edge of the first $\overline{M1}$ following the setting of the mask.

Data can now be transferred between the peripheral and the CPU. The timing for this transfer is as described in Section 5.0.

7.3 CONTROL INTERFACE

A typical control mode application is illustrated in Figure 7.0-3. Suppose an industrial process is to be monitored. The occurrence of any abnormal operating condition is to be reported to a Z80-CPU based control system. The process control and status word has the following format:

D7	D6	D5	D4	D3	D2	Dl	D0
Special Test	Turn On Power	Power Failure Alarm	Halt Process- ing	Temp. Alarm	Turn Heaters On	Pressur- ize System	Pressure Alarm




FIGURE 7.0-3
CONTROL MODE APPLICATION

The PIO may be used as follows. First Port A is set for Mode 3 operation by writing the following control word to Port A.

D7	D6	D5	D4	D3	D2	D1	D0
1	1	Х	Х	1	1	1	1

Whenever Mode 3 is selected, the next control word sent to the port must be an I/O select word. In this example we wish to select port data lines A5, A3 and A0 as inputs and so the following control word is written:

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1

Next the desired interrupt vector must be loaded (refer to the CPU manual for details);

D7	D6	D5	D4	D3	D2	D1	D0
V 7	V6	V5	V4	V3	V2	V1	0

An interrupt control word is next sent to the port:

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	1	1	1
Enable Interrupts	OR Logic	Active High	Mask Follows		Interrup	t control	

The mask word following the interrupt mode word is:

D	7	D6	D5	D4	D3	D2	Dl	D0
1		1	0	1	0	1]	0

Selects A5, A3 and A0 to be monitored

Now, if a sensor puts a high level on line A5, A3, or A0, an interrupt request will be generated. The mask word may select any combination of inputs or outputs to cause an interrupt. For example, if the mask word above had been:

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	0

then an interrupt request would also occur if bit A7 (Special Test) of the output register was set.

Assume that the following port assignments are to be used:

$$E0_{H}$$
= Port A Data
 $E1_{H}$ = Port B Data
 $E2_{H}$ = Port A Control
 $E3_{H}$ = Port B Control

All port numbers are in hexadecimal notation. This particular assignment of port numbers is convenient since A_0 of the address bus can be used as the Port B/A Select and A_1 of the address bus can be used as the Control/Data Select. The Chip Enable would be the decode of CPU address bits A_7 thru A_2 (1110 00). Note that if only a few peripheral devices are being used, a Chip Enable decode may not be required since a higher order address bit could be used directly.

8.0 PROGRAMMING SUMMARY

8.1 LOAD INTERRUPT VECTOR


V7	V6	V 5	V4	V3	V2	V1	0

8.2 SET MODE



$\underline{M_1}$	M_0	Mode
0	0	Output
0	1	Input
1	0	Bidirectional
1	1	Bit Control


When selecting Mode 3, the next word must set the I/O Register:




I/O = 1 Sets bit to Input

I/O = 0 Sets bit to Output

8.3 SET INTERRUPT CONTROL



If the "mask follows" bit is high, the next control word written to the port must be the mask:



MB = 0, Monitor bit

MB = 1, Mask bit from being monitored

Also, the interrupt enable flip flop of a port may be set or reset without modifying the rest of the interrupt control word by using the following command:

Int Enable	X	X	X	0	0	1	1

Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin With Respect To Ground

Power Dissipation

Specified operating range. -65°C to +150°C

-0.3 V to +7 V .6 W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


 $Note: \quad All \ AC \ and \ DC \ characteristics \ remain \ the \ same \ for \\ the \ military \ grade \ parts \ except \ I_{cc}.$

 $I_{cc} = 130 \text{ mA}$

Z80-PIO and Z80A-PIO D.C. Characteristics

TA = 0. C to 70° C, Vcc = 5 V \pm 5° curiess otherwise specified

Symbol	Parameter	Min.	Max.	Unit	Test Condition
$v_{\rm ILC}$	Clock Input Low Voltage	-0.3	.45	V	
V _{IHC}	Clock Input High Voltage	Vec6	Vec+.3	V	
$v_{\rm H_{ m L}}$	Input Low Voltage	-0.3	0.8	V	
V _{IH}	Input High Voltage	2.0	Vec	V	
v_{OL}	Output Low Voltage		0.4	V	I _{OL} - 2.0 mA
$v_{ m OH}$	Output High Voltage	2.4		V	I _{OH} = -250 μA
$1_{\rm CC}$	Power Supply Current		70	mA	
I ^{LI}	Input Leakage Current		10	μA	$V_{IN} = 0$ to Vec
I _{LOH}	Tri-State Output Leakage Current in Float		10	μА	V_{OUT} = 2.4 to Vec
ILOL	Tri-State Output Leakage Current in Float		-10	μ A	V _{OUT} = 0.4 V
I _{LD}	Data Bus Leakage Current in Input Mode		±10	μΑ	0 ≤ V _{IN} ≤ Vec
T _{OHD}	Darlington Drive Current	-1.5	3.8	mA	V _{OH} = 1.5 V
					$R_{EXT} = 390 \Omega$
					Port B Only




TA = 0° C to 70° C, Vcc = +5 V ± 5%, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
40	t _c ^t W (ΦΗ) ^t W (ΦL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	nsec nsec nsec nsec	
	tн	Any Hold Time for Specified Set Up Time	0		nsec	
CS, CE ETC.	tS(h (CS)	Control Signal Set-Up Time to Rising Edge of Ф During Read or Write Cycle	280		nsec	
D ₀ D ₇	[†] DR (D) [†] SΦ (D)	Data Output Delay from Falling Edge of RD Data Set-Up Time to Rising Edge of ⊕During Write or M1 Cycle	50	430	nsec	(2) C _L : 50 pF
,	[†] DI (D)	Data Output Delay from Falling Edge of IORQ During INTA Cycle.		340	nsec	(3)
	tF (D)	Delay to Floating Bus (Output Buffer Disable Time)		160	nsec	
IEI	^t S (IEI)	IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle	140		nsec	
IEO	[†] DH (IO) [†] DL (IO) [†] DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		210 190 300	nsec nsec nsec	[5] [5] C _L 50 pF [5]
IORQ	tsф (IR)	IORQ Set-Up Time to Rising Edge of Φ During Read or Write Cycle	250		nsec	
M1	^t SФ (М1)	M1 Set-Up Time to Rising Edge of Φ During INTA or M1 Cycle. See Note B.	210		nsec	-
RD	^t SФ (RD)	RD Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	240		nsec	
A ₀ -A ₇ ,	^t S (PD) ^t DS (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Output Delay from Falling Edge of STROBE (Mode 2)	260	230	nsec nsec	[5]
B ₀ -B ₇	^t F (PD)	Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2)		200	nsec	C _L = 50 pF
	[†] DI (PD)	Port Data Stable from Rising Edge of TORO During WR Cycle (Mode 0)		200	nsec	[5]
ASTB, BSTB	^t W (ST)	Pulse Width, STROBE	150		nsec	
ĪNT	[†] D (IT) [†] D (IT3)	INT Delay Time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation	-	490 420	nsec nsec	
ARDY, BRDY	^t DH (RY)	Ready Response Time from Rising Edge of 10RQ		t _c + 460	nsec	[5] C _L - 50 pF
	[†] DL (RY)	Ready Response Time from Rising Edge of STROBE		t _c + 400	nsec	[5]

- A. $2.5 t_{\rm C} >$ (N-2) $t_{\rm DL}$ (IO) + $t_{\rm DM}$ (IO) + $t_{\rm S}$ (IEI) + TTL Buffer Delay, if any
- B. $\overline{\text{M1}}$ must be active for a minimum of 2 clock periods to reset the PIO.

Output load circuit.



Capacitance


 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
C_{Φ}	Clock Capacitance	10	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
C _{OUT}	Output Capacitance	10	pF	

 $[1] \quad t_C = t_W \; (\Phi H) + t_W \; (\Phi L) + t_F + t_f$

[2] Increase $t_{\mbox{DR (D)}}$ by 10 nsec for each 50 pF increase in loading up to 200 pF max.

[3] Increase t_{DI} (D) by 10 nsec for each 50 pF increase in loading up to 200 pF max.



 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	мах	UNIT	COMMENTS
ф	t _C tW (ΦH) tW (ΦL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	250 105 105	(1) 2000 2000 30	nsec nsec nsec nsec	
	t _h	Any Hold Time for Specified Set-Up Time	0		risec	
CS, ĈĒ ETC.	t _{SФ} (CS)	Control Signal Set-Up Time to Rising Edge of Ф During Read or Write Cycle	145		nsec	
00-07	[†] DR (D) [†] SΦ (D) [†] DI (D)	Data Output Delay From Falling Edge of RD Data Set-Up Time to Rising Edge of Φ During Write or M1 Cycle Data Output Delay from Falling Edge of IORQ During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)	50	380 250	nsec nsec nsec	[2] C _L = 50 pF [3]
(EI	ts (IEI)	IE) Set-Up Time to Falling edge of IORΩ During INTA Cycle	140		nsec	
IEO	[†] DH (IO) [†] DL (IO) [†] DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		160 130 190	nsec nsec nsec	[5]
IORQ	[†] SΦ (IR)	IORO Set-Up Time to Rising Edge of Φ During Read or Write Cycle.	115		nsec	
M1	[†] SΦ (M1)	$\overline{\text{M1}}$ Set-Up Time to Rising Edge of Φ During INTA or $\overline{\text{M1}}$ Cycle. See Note B	90		nsec	
RD	^t SΦ (RD)	$\overline{\text{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	115		nsec	
A ₀ ·A ₇ , B ₀ B ₇	ts (PD) tDS (PD) tF (PD) tp (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Ourput Delay from Falling Edge of STROBE (Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of IORO During WR Cycle (Mode 0)	230	210 180 180	nsec nsec nsec nsec	[5] C _L 50 pF [5]
ASTB, BSTB	^t W (ST)	Pulse Width, STRÖBE	150 [4]		nsec nsec	
INT	^t D (IT) ^t D (IT3)	INT Delay time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		440 380	nsec	
ARDY. BRDY	[†] DH (RY) [†] DL (RY)	Ready Response Time from Rising Edge of IORQ Ready Response Time from Rising Edge of STROBE		t _c + 410 t _c + 360	nsec nsec	5. C _L 50 pF 5]

- A. $2.5~t_{C}$ > (N-2) t_{DL} (IO) + t_{DM} (IO) + t_{S} (IEI) + TTL Buffer Delay, if any
- B $\overline{\text{M1}}$ must be active for a minimum of 2 clock periods to reset the PIO.
- [1] $t_C = t_W (\Phi H) + t_W (\Phi L) + t_f + t_f$
- [2] Increase $t_{\mbox{\footnotesize{DR}}}$ (D) by 10 nsec for each 50 pF increase in loading up to 200 pF max
- [3] Increase to [(D) by 10 nsec for each 50 pF increase in loading up to 200 pF max.
- [4] For Mode 2: t_W (ST) $>t_S$ (PD)
- [5] Increase these values by 2 nsec for each 10 pF increase in loading up to 100 pF max.