





The block diagram		DRAWN BY:		DATE:		H2W Lab	
Valery (h2w)		14/03/23		2:30:05 PM		2219 Baker Street	
CHORD: -		ENGINEER: Valery		12/18/2022		Prj: Xi Aleste	
MODIFIED DATE:		SW VERSION:		SIZE:		REV:	
		22.11.143		A2		XIA2022	
File: D:\projects\hardware\XIAleste_PCB\pcb\ai_aleste_SchDoc		Sheet 1 of 21					




Analog video output

	DRAWN BY:	Valery (h2w)	DATE:	1/8/2023	H2W Lab 221B Baker Street hww.github.io		
	CHKD: -			2:30:55 PM	Prj: Xi Aleste Amstrad CPC6128 Replica		
	ENGINEER: Valery						
	APPR: -			12/18/2022			
	MODIFIED DATE:						
	SW VERSION:	22.11.1.43	SIZE:	A3	XIA2022	REV:	r1.0
Sheet 3 of 21							


File: D:\projects\hardware\XiAleste_PCB\pcb\vgasch.doc

Git Hash: f12b06c457841cc896ac9f258d6a1873cc4cfab [Locally Modified]


4-port USB 2.0 12-Mbps USB full-speed hub




Decoupling



USBD 1-4 FROM HUB



USB POWER




USB Hub


	DRAWN BY: Valery (h2w)	DATE: 18/03/22 2:30:58 PM	H2W Lab 2218 Baker Street www.github.io		
	CHKD: ENGINEER: Valery		Prj: Xi Aleste Amstrad CPC6128 Replica		
	MODIFIED DATE: 17/03/22	SW VERSION: 22.11.1.43	SIZE: A2	XIA2022	REV: r1.0
File: D:\projects\hardware\XAleste_PCB\pcb\usb_hub_SchDoc					
Git Hash: 012606c457841c5896ac9258d6e1873c4d8e [locally Modified]					

FPGA SOCKET


VGA OUTPUT (13 or 16)




Does not fit to the FPGA module
12Bits will be only on HDMI




HDMA OUTPUT (8)



PSG Output (2)



Reset (1)







Does not fit to the FPGA module /RESET

The MCU could produce RESET by one of two signatures.


- 1 - Keep FMC_NE1 for a time longer than the longest memory access.
- 2 - Set FMC_NE1 and FMC_NE2 as 0.

Z80 INTERFACE (52)




✗ Does not fit to the FPGA module

BUS DRIVERS (4)





FMC BUS (26)



i Net Class
ClassName: uFMC


AUDIO DAC



1612618-4-SINGLE-PART



MIDI Interface



DESIGN NOTES:

The recommendations taken from <https://www.midi.org/specifications-old/item/midi-din-electrical-specification>


Musical Instrument Digital Interface

	DRAWN BY:	DATE:	H2W Lab 221B Baker Street hww.github.io		
	Valery (h2w)	1/8/2023 2:30:56 PM			
	CHKD: -		Prj: Xi Aleste Amstrad CPC6128 Replica		
	ENGINEER: Valery				
	APPR: -	1/7/2023			
MODIFIED DATE:					
SW VERSION:		22.11.1.43	SIZE:	A3	REV: r1.0
			Sheet 7 of 21		


File: D:\projects\hardware\XiAleste_PCB\pcb\midi_SchDoc

Git Hash: f126b06c457841cc896ac9f258d5a1873cc4cfab[Locally Modified]


CPU BUS DRIVERS




Decoupling




SIGNALS DISABLED BY BUSREQUEST




PERSISTANT SIGNALS




Unbuffered bus wires



SLOT NUMBER DECODER




BUS TERMINATION




DESIGN NOTES:


- (1) With using the slot system from the MSX platform.
- (2) The Slot 0:0 is the ROM of Amstrad CPC platform.
- (3) The slot 0:1 is the RAM of the Amstrad CPC platform.
- (4) The slots 1:X-3:X are expansion slots.

The expansion bus drivers





BUS PULL UP




DESIGN NOTES

It is required to modify the Amstrad CPC 128 expansion slot, as well as to use the best of what has been implemented in the Aleste 528EX. Therefore, the following technical solutions were assumed:


1. It is possible to remove all unnecessary things from Amstrad CPC and Aleste 528EX. For example: sound output and light pen.
2. It is necessary to make better power supply - to increase number of outputs. Put the power signals side by side for easier wiring of the daughter board.
3. It is permissible to freely modify the pinout connector preserving the spirit of CPC and Aleste 528EX.
4. Add the ability to use multiple cards with DMA -- Multi-Master Bus. Better, for geographic prioritization, equip the connector with pins ID0 and ID1. Which will tell the card its geographic address -- slot number. Slot 0 is reserved for the motherboard.
5. Adapt the MSX slot system to Aleste and the use of DMA. Extend the slot system to the IOPSPACE output space. Add the ability to use a simple IO space decoder, for this, add a /IOCS peg which is zero only when accessing the space reserved for slots.
6. Provide in the bus the ability to quickly get a mask of interrupts. To do this add the /INTCS signal. The daughter cards set the data bit to zero on this number: D[ID] = /INTCS ? Z : /CARD_ID;
7. Add one or two additional clock signals.
8. To prioritize, add pins for interrupt and bus request chains. If necessary, place a dispenser on the motherboard.
8. The NMI signal will be a signal of the hardware error. So the Bain function in the interrupt routine is to analyze the issue and report to the system or HALT the computer.

Buttons



BUS ARBITER

DESIGN NOTE
Used the daisy-chain similar to Apple IIGS but with this arbiter on the motherboard.



PER CONNECTOR DECOUPLING




Diagram 1 - The memory map

SLOT3	0xFF_FFFF
	0xC0_0000
	0xBF_FFFF
SLOT2	0x80_0000
	0x7F_FFFF
SLOT1	0x40_0000
	0x3F_FFFF
SLOT0 Motherboard	0x00_0000

9. It is possible to create the system with one, two or three slots. The CPC 129 connector could be omitted.

Diagram 2 - Mini ITX Form Factor





Diagram 3 - Non Standard Form Factor




XiAleste expansion bus

 ALESTE	DRAWN BY:	DATE:	H2W Lab 2219 Baker Street h2w.github.io			
	Valery (h2w)	18/03/23 2:30:57 PM				
	CHKD:	ENGINEER: Valery	Pj:	Xi Aleste Amstrad CPC18 Replica		
	APPR:	18/03/23				
	MODIFIED DATE:					
	S/W VERSION:	SIZE:			REV:	
	22.11.143	A2	XIA2022		r1.0	
Sheet 9 of 21						
File: D:\projects\hardware\XIAleste_PCB\pcb\expansion_bu\ShDoc						

File: D:\projects\hardware\XiAleste_PCB\PCB\expansion_bus_SchDoc
Git Hash: 012606c457841cd896ac9258dfe1873cd40de Locally Modified

The Amstrad CPC Processor Direct Connector



DESIGN NOTES:

1. The edge connector fully support the Amstrad CPC 128. But it omit a cursor and mono sound out.
2. The NMI signal in the XiAleste will be a signal of the hardware error. So the main function in the interrupt routine is to analyze the issue and report to the system or HALT the computer.
4. The CPC expansion has the pin READY connected through 82ohm to the GATE-ARRAY's output pin. It makes the READY pin as output. The Aleste 520ex has the serial resistor value significantly bigger, and it makes this pin as BIDIR. In the XiAleste this pin will be just an input pin.

Amstrad expansion connector


	DRAWN BY:	DATE:	H2W Lab 221B Baker Street hww.github.io		
	Valery (h2w)	1/8/2023 2:30:57 PM			
	CHKD: -		Prj: Xi Aleste		
	ENGINEER: Valery				
	APPR: -	1/8/2023			
MODIFIED DATE:		SW VERSION:	SIZE:	XIA2022	REV: r1.0
		22.11.1.43	A3		
Sheet 10 of 21					
File: D:\projects\hardware\XiAleste_PCB\pcb\expansion_cpu.SchDoc					
Git Hash: f12b06c457841cc896ac9f258d5a1873cc4cfab [Locally Modified]					

The schematic diagram illustrates the TPA6120A2DWPR audio amplifier circuit. The input stage consists of LTAUDIO_I and LTAUDIO_O signals connected to the LIN+ and LIN- inputs of the amplifier (U11A). The feedback network includes resistors R116, R117, R118, R119, R120, R123, and R127, which are connected to the LOUT and ROUT outputs. The power supply section shows the +5VA_HP and -5VA_HP rails connected to the LVCC+, LVCC-, RVCC+, and RVCC- pins. The output of the amplifier is connected to the HP_OUT signal. The thermal pad is connected to ground. The device is a TPA6120A2DWPR.

[illegible]

Line In


JOYSTICK BUS



DESIGN NOTE


The device address is 0b0011_xxxW
Joystick 1 address is 0b0011_000W
Joystick 2 address is 0b0011_001W

Decoupling




The alternative connectors

Use this connector instead of DB9 when there are not enough space on the board




GAME CONTROLLERS



Joysticks interface



	DRAWN BY: Valery (h2w)	DATE: 1/8/2023 2:30:57 PM	H2W Lab 221B Baker Street hww.github.io		
	CHKD: -		Prj: Xi Aleste Amstrad CPC6128 Replica		
	ENGINEER: Valery				
	APPR: -	1/8/2023			
	MODIFIED DATE:				
	SW VERSION: 22.11.1.43	SIZE: A3	XIA2022	REV: r1.0	
Sheet 12 of 21					
File: D:\projects\hardware\XiAleste_PCB\pcb\joysticks.SchDoc					
Git Hash: f12b06c457841cc896ac9f258d5a1873cc4cfab [Locally Modified]					




ADConverters/Filters

 ALESTE	DRAWN BY: Valery (h2w)		DATE: 18/03/21 2:30:18 PM		H2W Lab 2218 Baker Street h2w.github.io	
	CHKD: - ENGINEER: Valery		Prj: Xi Aleste Amstrad CPC6128 Replica			
	APPR: -		17/03/21			
	MODIFIED DATE:		SW VERSION:			
	22.11.143		22.11.143			
		SIZE: A2		XIA2022		REV: r1.0
Sheet 5 of 21						
File: D:\projects\hardware\XIAleste_PCB\pcb\adco_amp\SchDoc						


VOICE BOARDS CONNECTORS




The voices inputs and outputs




A control voltage signals




SPI For Control Bits




Additional signals




Decoupling




The line in or voice 6 switcher




Debug uinterface




Voice enable bits to display or use for analog boards




Display a voice by LED



The developer's options



AUXILIARY INPUT




DESIGN NOTES

The voice board should store CB and CV values with the 74HC259 and HCT4051. 74HC259 -- Has 3 bits address, data source and /write strobe. Also it has the /RESET bit. HCT4051 -- has 3 bits address and single /strobe. Second one


Sound expansion bus

Xi ALESTE	DRAWN BY: Valery (h2w)	DATE: 18/03/23 2:30:59 PM	H2W Lab 2219 Baker Street h2w.github.io	
	CHKD: ENGINEER: Valery		Prj: Xi Aleste Amstrad CPC6128 Replica	
	MODIFIED DATE: 22.11.143	SIZE: A2	REV: r1.0	
File: D:\projects\hardware\XIAleste_PCB\pcb\voices_SchDoc				
Git Hash: 012606c457841c5896ac9258f61873c448e [Locally Modified]				

The CV address bus



The CV address bus



DESIGN NOTE

Each voice board will have the 74HCT4051 as the C-based voltage memory. This chip requires low level for enabling.

DESIGN NOTE

The MCU has a value (Master Inter Data Idleness). For the memo:

Master Inter Data Idleness

Specifies minimum time delay (expressed in SPI clock cycles periods) inserted between two consecutive data frames in master mode This parameter can be a value of SPI Master Inter-Data IdlenessIn any case

DESIGN NOTES

DAC Voltage

The DAC is used in the unipolar mode. The Vout = 0-Vref. Output Voltage Settling Time is about 100ns. The voltage is updating on the rising edge of /SYNC signal.

DAC Timing diagram

The falling edge of SCLK shifts the DAC register. The rising edge of SYNC will apply the value and form the CV in about 100-200ns. The same for the SN74AHCT595PWR. The /SYNCPH2 signal allows the DAC value to be written to the sampling and storage device.

Control voltage DA converter

	DRAWN BY: Valery (h2w)	DATE: 18/03/23 2:30:19 PM	H2W Lab 2219 Baker Street h2w.github.io	
	CHKD: ENGINEER: Valery		Prj: Xi Aleste Amstrad CPC6128 Replica	
	MODIFIED DATE: 17/02/23	SW VERSION: 22.11.1.43	SIZE: A2	REV: r1.0
File: D:\projects\hardware\XIAleste_PCB\pcb\cv_dac.SchDoc				
Git Hash: 02606c457841c5896ac9258f61873c448b [Locally Modified]				

A

B

C


D

A

B

C

D




The audio mixer




	DRAWN BY:	DATE:	H2W Lab 221B Baker Street hww.github.io		
	Valery (h2w)	1/8/2023 2:30:59 PM			
	CHKD: -		Prj: Xi Aleste Amstrad CPC6128 Replica		
	ENGINEER: Valery				
	APPR: -	12/18/2022			
	MODIFIED DATE:				
	SW VERSION:	22.11.1.43	SIZE:	A3	REV: r1.0
Sheet 20 of 21					

File: D:\projects\hardware\XiAleste_PCB\pcb\mixer.SchDoc
Git Hash: f126b06c457841cc896ac9f258d5a1873cc4cfab [Locally Modified]


Microcontroller




SWD & Serial to DSP




USB STLink




Power




Decoupling



Programming Interface







Two color LED




STLink v2.1





	DRAWN BY: Valery (h2w)	DATE: 18/03/22 2:30:59 PM	H2W Lab 2218 Baker Street h2w.github.io		
	CHKD BY: ENGINEER: Valery		Prj: Xi Aleste Amstrad CPC6128 Replica		
	MODIFIED DATE: 22.11.143		SIZE: A2	XIA2022	REV: r1.0
	Sheet 21 of 21				




POWER INPUT




ANALOG POWER




FIDUCIALS




MOUNTING HOLES




POWER REGULATORS




GROUND TEST POINTS



FUSES



GROUND CONNECTION



DESIGN NOTES

The main goal of the project is to design a musical version of a computer from the 1980s. This imposes higher power requirements. To power the analog circuits you need a 15V (or 12V) bi-polar supply and a current of about 500mA (15W). The digital circuit requires 5V with a current of 1-2A (10W). The 5V voltage should be maximally (but cheaply) isolated from the analog voltage.

There are two power supplies match to this board:

- 1) PT-65C (65W) (5, 15, -15) (0.47, 0, 0.22, 6, 0.00, 7)
- 2) PT-65B (65W) (5, 12, -12) (0.47, 0, 0.22, 6, 0.00, 7)

The second variant requires to decrease +14V to +-11V.

The board will be powered via a six-wire cable. The ground and +5V will use two wires each and the +15 and -15 will use only one wire. Approximate pin assignment:

- 1) +15V
- 2) +5V
- 3) +5V
- 4) Ground
- 5) Ground
- 6) -15V

The motherboard should have LDO regulators for +-14V (or +-11V) and for analog +-5V.

The power circuit

	DRAWN BY:	Valery (h2w)	DATE:	18/03/2023 2:31:00 PM	H2W Lab 2218 Baker Street h2w.github.io	
	CHKD:	ENGINEER: Valery	DATE:	18/03/2023	Prj: Xi Aleste Amstrad CPC6128 Replica	
	MODIFIED DATE:	22.11.143	SIZE:	A2	XIA2022	REV: r1.0
	SW VERSION:	22.11.143	SIZE:	A2	XIA2022	REV: r1.0

File: D:\projects\hardware\XIAleste_PCB\pcb\power_SchDoc
Git Hash: 02606c457841c5896ac9258d61873c448a [Locally Modified]

