Am2901A

Four-Bit Bipolar Microprocessor Slice

DISTINCTIVE CHARACTERISTICS

- Two-address architecture Independent simultaneous access to two working registers saves machine cycles.
- Eight-function ALU –
 Performs addition, two subtraction operations, and five logic functions on two source operands.
- Flexible data source selection –
 ALU data is selected from five source ports for a total of 203 source operand pairs for every ALU function.
- Left/right shift independent of ALU –
 Add and shift operations take only one cycle.
- Four status flags Carry, overflow, zero, and negative.
- Expandable –
 Connect any number of Am2901A's together for longer word lengths.
- Microprogrammable —
 Three groups of three bits each for source operand, ALU function, and destination control.

GENERAL DESCRIPTION

The four-bit bipolar microprocessor slice is designed as a highspeed cascadable element intended for use in CPU's, peripheral controllers, programmable microprocessors and numerous other applications. The microinstruction flexibility of the Am2901A will allow efficient emulation of almost any digital computing machine.


The device, as shown in the block diagram below, consists of a 16-word by 4-bit two-port RAM, a high-speed ALU, and the associated shifting, decoding and multiplexing circuitry. The nine-bit microinstruction word is organized into three groups of three bits each and selects the ALU source operands, the ALU function, and the ALU destination register. The microprocessor is cascadable with full look-ahead or with ripple carry, has three-state outputs, and provides various status flag outputs from the ALU. Advanced low-power Schottky processing is used to fabricate this 40-lead LSI chip.

The Am2901A is a pin-for-pin replacement for the Am2901 with increased speed, better output drive and reduced power supply current

TABLE OF CONTENTS

Photomicrograph 2-2
Block Diagrams2-3, 2-5
Function Tables 2-6
Order Codes 2-8
Connection Diagram 2-9
Pin Definitions 2-9
Metallization Pattern 2-9
Screening
DC Characteristics
AC Characteristics
Switching Waveforms2-14
Speed Calculations
Burn-in Circuit
I/O Interface Conditions
Applications 2-18

MICROPROCESSOR SLICE BLOCK DIAGRAM



ARCHITECTURE

A detailed block diagram of the bipolar microprogrammable microprocessor structure is shown in Figure 1. The circuit is a four-bit slice cascadable to any number of bits. Therefore, all data paths within the circuit are four bits wide. The two key elements in the Figure 1 block diagram are the 16-word by 4-bit 2-port RAM and the high-speed ALU.

Data in any of the 16 words of the Random Access Memory (RAM) can be read from the A-port of the RAM as controlled by the 4-bit A address field input. Likewise, data in any of the 16 words of the RAM as defined by the B address field input can be simultaneously read from the B-port of the RAM. The same code can be applied to the A select field and B select field in which case the identical file data will appear at both the RAM A-port and B-port outputs simultaneously.

When enabled by the RAM write enable (RAM EN), new data is always written into the file (word) defined by the B address field of the RAM. The RAM data input field is driven by a 3-input multiplexer. This configuration is used to shift the ALU output data (F) if desired. This three-input multiplexer scheme allows the data to be shifted up one bit position, shifted down one bit position, or not shifted in either direction.

The RAM A-port data outputs and RAM B-port data outputs drive separate 4-bit latches. These latches hold the RAM data while the clock input is LOW. This eliminates any possible race conditions that could occur while new data is being written into the RAM.

The high-speed Arithmetic Logic Unit (ALU) can perform three binary arithmetic and five logic operations on the two 4-bit input words R and S. The R input field is driven from a 2-input multiplexer, while the S input field is driven from a 3-input multiplexer. Both multiplexers also have an inhibit capability; that is, no data is passed. This is equivalent to a "zero" source operand.

Referring to Figure 1, the ALU R-input multiplexer has the RAM A-port and the direct data inputs (D) connected as inputs. Likewise, the ALU S-input multiplexer has the RAM A-port, the RAM B-port and the Q register connected as inputs.

This multiplexer scheme gives the capability of selecting various pairs of the A, B, D, Q and "0" inputs as source operands to the ALU. These five inputs, when taken two at a time, result in ten possible combinations of source operand pairs. These combinations include AB, AD, AQ, AO, BD, BQ, BO, DQ, DO and QO. It is apparent that AD, AQ and AO are somewhat redundant with BD, BQ and BO in that if the A address and B address are the same, the identical function results. Thus, there are only seven completely non-redundant source operand pairs for the ALU. The Am2901A microprocessor implements eight of these pairs. The microinstruction inputs used to select the ALU source operands are the I0, I1, and I2 inputs. The definition of I0, I1, and I2 for the eight source operand combinations are as shown in Figure 2. Also shown is the octal code for each selection.

The two source operands not fully described as yet are the D input and Q input. The D input is the four-bit wide direct data field input. This port is used to insert all data into the working registers inside the device. Likewise, this input can be used in the ALU to modify any of the internal data files. The Q register is a separate 4-bit file intended primarily for multiplication and division routines but it can also be used as an accumulator or holding register for some applications.

The ALU itself is a high-speed arithmetic/logic operator capable of performing three binary arithmetic and five logic functions. The I₃, I₄, and I₅ microinstruction inputs are used to select the

ALU function. The definition of these inputs is shown in Figure 3. The octal code is also shown for reference. The normal technique for cascading the ALU of several devices is in a look-ahead carry mode. Carry generate, \overline{G} , and carry propagate, \overline{P} , are outputs of the device for use with a carry-look-ahead-generator such as the Am2902 ('182). A carry-out, C_{n+4} , is also generated and is available as an output for use as the carry flag in a status register. Both carry-in (C_n) and carry-out (C_{n+4}) are active HIGH.

The ALU has three other status-oriented outputs. These are F_3 , F=0, and overflow (OVR). The F_3 output is the most significant (sign) bit of the ALU and can be used to determine positive or negative results without enabling the three-state data outputs. F_3 is non-inverted with respect to the sign bit output Y_3 . The F=0 output is used for zero detect. It is an open-collector output and can be wire OR'ed between microprocessor slices. F=0 is HIGH when all F outputs are LOW. The overflow output (OVR) is used to flag arithmetic operations that exceed the available two's complement number range. The overflow output (OVR) is HIGH when overflow exists. That is, when C_{n+3} and C_{n+4} are not the same polarity.

The ALU data output is routed to several destinations. It can be a data output of the device and it can also be stored in the RAM or the Q register. Eight possible combinations of ALU destination functions are available as defined by the I_6 , I_7 , and I_8 microinstruction inputs. These combinations are shown in Figure 4.


The four-bit data output field (Y) features three-state outputs and can be directly bus organized. An output control (\overline{OE}) is used to enable the three-state outputs. When \overline{OE} is HIGH, the Y outputs are in the high-impedance state.

A two-input multiplexer is also used at the data output such that either the A-port of the RAM or the ALU outputs (F) are selected at the device Y outputs. This selection is controlled by the $l_{\rm G}, l_{\rm T}$, and $l_{\rm B}$ microinstruction inputs. Refer to Figure 4 for the selected output for each microinstruction code combination.

As was discussed previously, the RAM inputs are driven from a three-input multiplexer. This allows the ALU outputs to be entered non-shifted, shifted up one position (X2) or shifted down one position ($\dot{\tau}^2$). The shifter has two ports; one is labeled RAM0 and the other is labeled RAM3. Both of these ports consist of a buffer-driver with a three-state output and an input to the multiplexer. Thus, in the shift up mode, the RAM3 buffer is enabled and the RAM0 multiplexer input is enabled. Likewise, in the shift down mode, the RAM0 buffer and RAM3 input are enabled. In the no-shift mode, both buffers are in the high-impedance state and the multiplexer inputs are not selected. This shifter is controlled from the I_6 , I_7 and I_8 microinstruction inputs as defined in Figure 4.

Similarly, the Q register is driven from a 3-input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the Q register. In either the shift-up or shift-down mode, the multiplexer selects the Q register data appropriately shifted up or down. The Q shifter also has two ports; one is labeled Q_0 and the other is Q_3 . The operation of these two ports is similar to the RAM shifter and is also controlled from $I_6,\,I_7,$ and I_8 as shown in Figure 4.

The clock input to the Am2901A controls the RAM, the Q register, and the A and B data latches. When enabled, data is clocked into the Q register on the LOW-to-HIGH transition of the clock. When the clock input is HIGH, the A and B latches are open and will pass whatever data is present at the RAM outputs. When the clock input is LOW, the latches are closed and will retain the last data entered. If the RAM-EN is enabled, new data will be written into the RAM file (word) defined by the B address field when the clock input is LOW.



		MICR	о со	ALU SOURCE OPERANDS		
Mnemonic	l ₂	Iı	l _o	Octal Code	R	s
DΑ	L	L	L	0	Α	a
AB	L	L	н	1	Α	В
ZQ	L	н	L	2	0	Q
ZB	L	н	н	3	0	В
ZA	н	L	L	4	0	A
DA	н	L	н	5	D	A
DQ	н	н	L	6	D	a
DZ	н	н	н	7	D	0

F:	•		C	A	0
rigure	۷.	ALU	Source	Operand	Control.

		MICI	RO C	ODE	ALU	0.440.01	
Mnemonic	l ₅	14	l ₃	Octal Code	Function	SYMBOL	
ADD	L	L	L	0	R Plus S	R + S	
SUBR	L	L	н	1	S Minus R	S - R	
SUBS	L	н	L	2	R Minus S	R-S	
OR	L	н	н	3	RORS	RVS	
AND	н	L	L	4	R AND S	R∧s	
NOTRS	н	L	н	5	R AND S	RAS	
EXOR	н	н	L	6	R EX-OR S	R₩S	
EXNOR	н	н	Н	7	R EX-NOR S	R₩S	

Figure 3. ALU Function Control.

		MICR	о со	DE		RAM Q-REG. RAM FUNCTION SHIFTER					Q SHIFTER		
Mnemonic	l ₈	17	16	Octal Code	Shift	Load	Shift	Load	ООТРОТ	RAM ₀	RAM ₃	\mathbf{a}_0	Q 3
QREG	٦	L	L	0	х	NONE	NONE	F → Q	F	×	×	×	х
NOP	L	L	н	1	×	NONE	×	NONE	F	×	×	x	х
RAMA	L	н	L	2	NONE	F→B	×	NONE	Α	×	×	X	х
RAMF	L	Н	Н	3	NONE	F → B	х	NONE	F	×	×	Х	х
RAMQD	Н	L	L	4	DOWN	F/2 → B	DOWN	0/2 → 0	F	Fo	IN ₃	α ₀	IN ₃
RAMD	н	L	н	5	DOWN	F/2 → B	×	NONE	F	F ₀	IN ₃	Q_0	х
RAMQU	н	Н	L	6	UP	2F → B	UP	2Q → Q	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	Н	Н	Н	7	UP	2F → B	×	NONE	F	INo	F ₃	х	Q ₃

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state

Figure 4. ALU Destination Control.

1	210 OCTAL	0	1	2	3	4	5	6	7
ČI ₅ A 4 L 3	ALU Source ALU Function	Α, Q	A, B	ο, α	О, В	O, A	D, A	D, Q	D, O
0	C _n = L R Plus S C _n = H	A+Q A+Q+1	A+B A+B+1	Q Q+1	B B+1	A A+1	D+A D+A+1	D+Q D+Q+1	D D+1
1	C _n = L S Minus R C _n = H	Q-A-1 Q-A	B-A-1 B-A	Q-1 Q	B-1 B	A-1 A	A-D-1 A-D	Q-D-1 Q-D	-D-1 -D
2	C _n = L R Minus S C _n = H	A-Q-1 A-Q	A-B-1 A-B	-Q-1 -Q	B1 B	-A-1 -A	D-A-1 D-A	D-Q-1 D-Q	D-1 Đ
3	RORS	ΑVQ	A∨B	a	В	А	D∨A	D∨Q	D
4	R AND S	ΑΛQ	A∧B	0	0	0	D A	DΛQ	0
5	Ř AND S	Ā∧Q	Ā∧B	Q	В	А	ñ∧a	ō∧o	0
6	R EX-OR S	ΑΨQ	A∀B	Q	В	Α	D∀A	D∀Q	D
	R EX-NORS	Ā∀Q	Ā∀B	ā	B	Ā	D∀A	D∀Q	Ö

^{+ =} Plus; - = Minus; \lor = OR; \land = AND; \forall = EX-OR

Figure 5. Source Operand and ALU Function Matrix.

B = Register Addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.

SOURCE OPERANDS AND ALU FUNCTIONS

There are eight source operand pairs available to the ALU as selected by the $I_0,\ I_1,$ and I_2 instruction inputs. The ALU can perform eight functions; five logic and three arithmetic. The $I_3,\ I_4,$ and I_5 instruction inputs control this function selection. The carry input, $C_n,$ also affects the ALU results when in the arithmetic mode. The C_n input has no effect in the logic mode. When I_0 through I_5 and C_n are viewed together, the matrix of

Figure 5 results. This matrix fully defines the ALU/source operand function for each state.

The ALU functions can also be examined on a "task" basis, i.e., add, subtract, AND, OR, etc. In the arithmetic mode, the carry will affect the function performed while in the logic mode, the carry will have no bearing on the ALU output. Figure 6 defines the various logic operations that the Am2901A can perform and Figure 7 shows the arithmetic functions of the device. Both carry-in LOW ($C_n=0$) and carry-in HIGH ($C_n=1$) are defined in these operations.

Octal ¹ 543, ¹ 210	Group	Function
4 0 4 1 4 5 4 6	AND	A∧Q A∧B D∧A D∧Q
3 0 3 1 3 5 3 6	OR	A V Q A V B D V A D V Q
6 0 6 1 6 5 6 6	EX-OR	A∀Q A∀B D∀A D∀Q
7 0 7 1 7 5 7 6	EX-NOR	Ā∀Q Ā∀B □∀A □∀Q
7 2 7 3 7 4 7 7	INVERT	Q B A D
6 2 6 3 6 4 6 7	PASS	Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7	"ZERO"	0 0 0
5 0 5 1 5 5 5 6	MASK	Ā∧Q Ā∧B Ō∧A Ō∧Q

Figure 6. ALU Logic Mode Functions.

Octal	C _n = 0 (Low)		C _n = 1	(High)
¹ 543, ¹ 210	Group	Function	Group	Function
0 0		A+Q		A+Q+1
0 1	ADD	A+B	ADD plus	A+B+1
0 5		D+A	one	D+A+1
0 6	٠	D+Q		D+Q+1
0 2		Q		Q+1
0 3	PASS	В	Increment	B+1
0 4		Α		A+1
0 7		D		D+1
1 2		Q-1		α
1 3	Decrement	B-1	PASS	В
1 4		A-1		Α
2 7		D-1		D
2 2		-Q−1		-Q
2 3	1's Comp.	−B−1	2's Comp.	-в
2 4		-A-1	(Negate)	-A
1 7		-D-1		-D
1 0		Q-A-1		Q-A
11	Subtract	B-A-1	Subtract	B-A
1 5	(1's Comp)	A-D-1	(2's Comp)	A-D
16		Q-D-1		Q_D
20		A-Q-1		A-Q
2 1		A-B-1		A-B
2 5		D-A-1		D-A
2 6		D-Q-1		D–Q

Figure 7. ALU Arithmetic Mode Functions.

LOGIC FUNCTIONS FOR G, P, Cn+4, AND OVR

The four signals G, P, Cn+4, and OVR are designed to indicate carry and overflow conditions when the Am2901A is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Figure 2.

Definitions (+ = OR)

$$\begin{array}{lllll} P_0 = R_0 + S_0 & G_0 = R_0S_0 \\ P_1 = R_1 + S_1 & G_1 = R_1S_1 \\ P_2 = R_2 + S_2 & G_2 = R_2S_2 \\ P_3 = R_3 + S_3 & G_3 = R_3S_3 \\ C_4 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_n \\ C_3 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n \end{array}$$

1543	Function	P	Ğ	C _{n+4}	OVR				
0	R + S	$\overline{P_3P_2P_1P_0}$ $\overline{G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0}$		C ₄	C ₃ ∀ C ₄				
1	S – R	Same as R + S equations, but substitute $\overline{R_i}$ for R_i in definitions							
2	R – S	Same as R + S equations, but substitute $\overline{S_i}$ for S_i in definitions							
3	R∨S	LOW	P ₃ P ₂ P ₁ P ₀	$\overline{P_3P_2P_1P_0} + C_n$	P ₃ P ₂ P ₁ P ₀ + C _n				
4	R∧S	LOW	$\overline{G_3 + G_2 + G_1 + G_0}$	G ₃ + G ₂ + G ₁ + G ₀ + C _n	G ₃ + G ₂ + G ₁ + G ₀ + C _n				
5	R∧s	LOW Same as R \wedge S equations, but substitute $\overline{R_i}$ for R_i in definitions							
6	R∀S	Same as $\overrightarrow{R} \overrightarrow{\forall} S$, but substitute $\overrightarrow{R_i}$ for R_i in definitions							
7	R∀S	G ₃ + G ₂ + G ₁ + G ₀	G ₃ + P ₃ G ₂ + P ₃ P ₂ G ₁ + P ₃ P ₂ P ₁ P ₀	$\frac{\overline{G_3 + P_3G_2 + P_3P_2G_1}}{+ P_3P_2P_1P_0 (G_0 + \overline{C_n})}$	See note				

 $\overline{\mathsf{Note}} \colon [\overline{\mathsf{P}}_2 + \overline{\mathsf{G}}_2 \overline{\mathsf{P}}_1 + \overline{\mathsf{G}}_2 \overline{\mathsf{G}}_1 \overline{\mathsf{P}}_0 + \overline{\mathsf{G}}_2 \overline{\mathsf{G}}_1 \overline{\mathsf{G}}_0 \mathsf{C}_n] \, \forall \, [\overline{\mathsf{P}}_3 + \overline{\mathsf{G}}_3 \overline{\mathsf{P}}_2 + \overline{\mathsf{G}}_3 \overline{\mathsf{G}}_2 \overline{\mathsf{P}}_1 + \overline{\mathsf{G}}_3 \overline{\mathsf{G}}_2 \overline{\mathsf{G}}_1 \overline{\mathsf{P}}_0 + \overline{\mathsf{G}}_3 \overline{\mathsf{G}}_2 \overline{\mathsf{G}}_1 \overline{\mathsf{G}}_0 \mathsf{C}_n]}$

+ = OR

Figure 8.

ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Order Number	Package Type (Note 1)	Temperature Range (Note 2)	Screening Level (Note 3)
AM2901APC	P-40	С	C-1
AM2901ADC	D-40	С	C-1
AM2901ADC-B	D-40	С	B-1
AM2901ADM	D-40	M	C-3
AM2901ADM-B	D-40	M	B-3
AM2901AFM	F-42	M	C-3
AM2901AFM-B	F-42	M	B-3
AM2901AXC AM2901AXM	Dice Dice	C M	Visual inspection to MIL-STD-883 Method 2010B.

Notes: 1. P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.

- 2. $C = 0^{\circ}C$ to +70°C, $M = -55^{\circ}C$ to +125°C.
- See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

Figure 9.




Figure 10.

PIN DEFINITIONS

- A₀₋₃ The four address inputs to the register stack used to select one register whose contents are displayed through the A-port.
- B₀₋₃ The four address inputs to the register stack used to select one register whose contents are displayed through the B-port and into which new data can be written when the clock goes LOW.
- The nine instruction control lines to the Am2901A, used to determine what data sources will be applied to the ALU (I₀₁₂), what function the ALU will perform (I₃₄₅), and what data is to be deposited in the Q-register or the register stack (I₆₇₈).
- Q₃

 RAM₃

 A shift line at the MSB of the Q register (Q₃) and the register stack (RAM₃). Electrically these lines are three-state outputs connected to TTL inputs internal to the Am2901A. When the destination code on 1678 indicates an up shift (octal 6 or 7) the three-state outputs are enabled and the MSB of the Q register is available on the Q₃ pin and the MSB of the ALU output is available on the RAM₃ pin. Otherwise, the three-state outputs are OFF(high-impedance) and the pins are electrically LS-TTL inputs. When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of the Q register (octal 4) and RAM (octal 4 or 5).
- Q0 Shift lines like Q3 and RAM3, but at the LSB of the Q-register and RAM. These pins are tied to the Q3 and RAM3 pins of the adjacent device to transfer data between devices for up and down shifts of the Q register and ALU data.
- Do-3 Direct data inputs. A four-bit data field which may be selected as one of the ALU data sources for entering data into the Am2901A. Do is the LSB.

- Y₀₋₃ The four data outputs of the Am2901A. These are three-state output lines. When enabled, they display either the four outputs of the ALU or the data on the A-port of the register stack, as determined by the destination code 1678.
- OE Output Enable. When OE is HIGH, the Y outputs are OFF; when OE is LOW, the Y outputs are active (HIGH or LOW).
- $\overline{P}, \overline{G}$ The carry generate and propagate outputs of the Am2901A's ALU. These signals are used with the Am2902 for carry-lookahead.
- OVR Overflow. This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit.
- F = 0 This is an open collector output which goes HIGH (OFF) if the data on the four ALU outputs F₀₋₃ are all LOW. In positive logic, it indicates the result of an ALU operation is zero.
- F₃ The most significant ALU output bit.
- Cn The carry-in to the Am2901A's ALU.
- C_{n+4} The carry-out of the Am2901A's ALU.
- CP The clock to the Am2901A. The Q register and register stack outputs change on the clock LOW-to-HIGH transition. The clock LOW time is internally the write enable to the 16 x 4 RAM which compromises the "master" latches of the register stack. While the clock is LOW, the "slave" latches on the RAM outputs are closed, storing the data previously on the RAM. outputs. This allows synchronous master-slave operation of the register stack.

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V _{CC} max.
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA

OPERATING RANGE

P/N Suffix	Temperature	Vcc
PC, DC	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	4.75 V to 5.25 V
DM, FM	$T_C = -55^{\circ}C \text{ to } +125^{\circ}C$	4.50 V to 5.50 V

STANDARD SCREENING

(Conforms to MIL-STD-883 for Class C Parts)

	MIL-STD-883	1	Le	vel	
Step	Method	Conditions	PC, DC	DM, FM	
Pre-Seal Visual Inspection	2010	В	100%	100%	
Stabilization Bake	1008	C 24-hour C 150°C	100%	100%	
Temperature Cycle	1010	C -65°C to +150°C 10 cycles	100%	100%	
Centrifuge	2001	B 10,000 G	100% *	100%	
Fine Leak	1014	A 5 x 10 -8 atm-cc/sec	100% *	100%	
Gross Leak	1014	C2 Fluorocarbon	100% *	100%	
Electrical Test	5004	See below for			
Subgroups 1 and 7	5004	definitions of subgroups	100%	100%	
Insert Additional Screening I	nere for Class B Parts				
Group A Sample Tests					
Subgroup 1			LTPD = 5	LTPD = 5	
Subgroup 2			LTPD = 7	LTPD = 7	
Subgroup 3		See below for	LTPD = 7	LTPD = 7	
Subgroup 7	5005	definitions of subgroups	LTPD = 7	LTPD = 7	
Subgroup 8			LTPD = 7	LTPD = 7	
Subgroup 9			LTPD = 7	LTPD = 7	

*Not applicable for PC

ADDITIONAL SCREENING FOR CLASS B PARTS

		Military (Suffix E	OMB, FMB)	Commercial (Suffix PCB, DCB)				
Step	MIL-STD-883 Method	Conditions	Level	Conditions	Level			
Burn-In	1015	D 125°C, 160 hours min.	100%	C or D 75°C, 48 hours min.	100%			
Electrical Test	5004							
Subgroup 1			100%		100%			
Subgroup 2			100%		-			
Subgroup 3			100%		_			
Subgroup 7			100%		100%			
Subgroup 9		1	100%		10070			

GROUP A SUBGROUPS

(as defined in MIL-STD-883, method 5005)

Subgroup	Parameter	Temperature
1	DC	25°C
2	DC	Maximum rated temperature
3	DC	Minimum rated temperature
7	Function	25°C
8	Function	Maximum and minimum rated temperature
9	Switching	25°C
10	Switching	Maximum Rated Temeperature
11	Switching	Minimum Rated Temperature

Am2901A

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

(Group A. Subgroups 1, 2, and 3)

rameters	Description		Test Conditions (N	lote 1)		Min.	Typ. (Note 2)	Max.	Units	
				I _{OH} = -1.6m	A	0.4				
				Y ₀ , Y ₁ , Y ₂ ,	Y3	2.4				
			t	I _{OH} = -1.0m	A, C _{n+4}	2.4				
v _{OH}	Output HIGH Voltage	V _{CC} = MIN.		10H = -800	A, OVR, P	2.4			Volts	
0		VIN = VIH or V	IL	I _{OH} = -600	A, F3	2.4				
				I _{OH} = -600	ıΑ	2.4				
				RAM0, 3, Q), 3	2.4				
				I _{OH} = -1.6n	nA, G	2.4				
I _{CEX}	Output Leakage Current for F = 0 Output	V _{CC} = MIN., V ₀ V _{IN} = V _{IH} or V						250	μΑ	
				I _{OL} = 20m/	A (COM'L)			0.5		
		V _{CC} = MIN.,	Y_0, Y_1, Y_2, Y_3	IOL = 16mA	(MIL)			0.5		
VOL	Output LOW Voltage	VIN = VIH	G, F = 0	I _{OL} = 16mA				0.5	Volts	
0.		or VIL	C _{n+4}	IOL = 10mA				0.5	VOITS	
			OVR, P	I _{OL} = 8.0m/	1			0.5		
			F ₃ , RAM ₀ , 3,					0.5		
			Q _{0,3}	IOL = 6.0m/	`			0.5		
		Guaranteed inp	ut logical HIGH						Vale	
V _{IH}	Input HIGH Level	voltage for all in				2.0			Volts	
		Guaranteed inp						0.8		
VIL	Input LOW Level	voltage for all in	-					0.8	Volts	
V _I	Input Clamp Voltage	V _{CC} = MIN., I _I						-1.5	Volts	
	input clamp vertage	100	IN VOILE	Clock, OE				-0.36		
				A ₀ , A ₁ , A ₂ ,	A3			-0.36	1	
				B ₀ , B ₁ , B ₂ ,				-0.36	1	
				D ₀ , D ₁ , D ₂ ,				-0.72	1	
HL	I _{1L} Input LOW Current	V _{CC} = MAX., \	V _{IN} = 0.5V	10, 11, 12, 16				-0.36	mA	
				13, 14, 15, 17			-	-0.72]	
					0, 3 (Note 4)			0.8	1	
				Cn	0,0			-3.6	1	
				Clock, OE				20		
				A ₀ , A ₁ , A ₂	A3			20		
				B ₀ , B ₁ , B ₂ , B ₃ D ₀ , D ₁ , D ₂ , D ₃				20	μΑ	
		1						40		
Чн	Input HIGH Current	V _{CC} = MAX.,	V _{IN} = 2.7V	10, 11, 12, 16, 18		-		20		
				13, 14, 15, 17				40		
				RAM _{0. 3} , Q _{0. 3} (Note 4)				100		
				C _n				200		
11	Input HIGH Current	V _{CC} = MAX.,	VIN = 5.5V	1				1.0	mA	
-1	,	1 00	11.4	Y ₀ , Y ₁ ,	V _O = 2.4V			50		
				Y ₂ , Y ₃	V _O = 0.5V			-50	1	
lozu	Off State (High Impedance)			- 21 . 3	V _O = 2.4V	 	+		1 .	
lozu	Output Current	V _{CC} = MAX.		RAM _{0, 3}	(Note 4)			100	μА	
OZL	22.54.			Q _{0,3}	V _O = 0.5V			2000	7	
	,			-0, 3	(Note 4)			-800		
				Y ₀ , Y ₁ , Y ₂		-30		-85		
				C _{n+4}		-30		-85	m A	
Ios	Output Short Circuit Current	V _{CC} = MAX.	$+ 0.5V, V_{O} = 0.5V$	OVR, P		-30		-85	7 '''	
	(Note 3)			F ₃				-85	7	
				RAM _{0, 3} ,	20.3	-30		-85		
				T _A = 25°C			160	250		
				T _A = 0°C			160	265	7	
	Bewer Supply Current	Voc = MAY	Am2901APC, DC	T _A = +70°			160	220	mA	
1 _{CC}	Power Supply Current (Note 6)	V _{CC} = MAX.								
	(140te 0)	(See Fig. 12) Am2901ADM, FM			$T_C = -55^{\circ} \text{ C to}$		160	280		
				+125° C T _C = +125° C						

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

 2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

 4. These are three-state outputs internally connected to TTL inputs. Input characteristics are measured with I₆₇₈ in a state such that the three-state outputs in CFE.
 - state output is OFF.

 5. "MIL" = Am2901AXM, DM, FM. "COM'L" = Am2901AXC, PC, DC.

 - 6. Worst case I_{CC} is at minimum temperature.
 7. These input levels provide zero noise immunity and should only be tested in a static, noise-free environment.

ROOM TEMPERATURE SWITCHING CHARACTERISTICS

(See next page for AC Characteristics over operating range.)

Tables I, II, and III below define the timing characteristics of the Am2901A at 25°C. The tables are divided into three types of parameters; clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

All values are at 25°C and 5.0V. Measurements are made at 1.5V with $V_{IL} = 0V$ and $V_{IH} = 3.0V$. For three-state disable tests, C_L = 5.0pF and measurement is to 0.5V change on output voltage level. All outputs fully loaded.

TABLE I

CYCLE TIME AND CLOCK CHARACTERISTICS

TIME	TYPICAL	GUARANTEED
Read-Modify-Write Cycle (time from selection of A, B registers to end of cycle)	55ns	93ns
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	40MHz	20MHz
Minimum Clock LOW Time	30ns	30ns
Minimum Clock HIGH Time	30ns	30ns
Minimum Clock Period	75ns	93ns

TABLE II COMBINATIONAL PROPAGATION DELAYS (all in ns, CL = 50pF (except output disable tests))

			TYP	ICAL	25°C,	5.0V			GUARANTEED 25°C, 5.0V							
To Output Input	Y F ₃		C _{n+4}	G. P	F=0	OVR	Sh Out		Υ			G, ₽	F=0		Sh Out	
		' 3	∨n+4	G, F	R _L =		RAM ₀ RAM ₃	σ^3	Y	F3	C _{n+4}	G, F	R _L = 270	OVR	RAM ₀ RAM ₃	
A, B	45	45	45	40	65	50	60		75	75	70	59	85	76	90	_
D (arithmetic mode)	30	30	30	25	45	30	40	_	39	37	41	31	55	45	59	_
D (I = X37) (Note 5)	30	30	_	_	45	_	40	-	36	34	-	_	51	_	53	_
Cn	20	20	10	_	35	20	30	_	27	24	20	_	46	26	45	
l ₀₁₂	35	35	35	25	50	40	45		50	50	46	41	65	57	70	_
1345	35	35	35	25	45	35	45	_	50	50	50	42	65	59	70	_
¹ 678	15		_	_	-	_	20	20	26		_	_	_	_	26	26
OE Enable/Disable	20/20	_	_	-	_	_	_	_	30/33	_	_	_	_		- 1	_
A bypassing ALU (I = 2xx)	30	_	_	_	_	-	-	_	35	_	_	_	-	_	-	
Clock _ (Note 6)	40	40	40	30	55	40	55	20	52	52	52	41	70	57	71	30

TABLE III SET-UP AND HOLD TIMES (all in ns) (Note 1)

From Input	Notes	TYPICAL 2	25°C, 5.0V	GUARANTE	ED 25°C, 5.0V
· rom mput	140103	Set-Up Time	Hold Time	Set-Up Time	Hold Time
A, B Source	2, 4 3, 5	40 t _{pw} L + 15	0	93 t _{pw} L + 25	0
B Dest.	2,4	t _{pw} L + 15	0	t _{pw} L + 15	0
D (arithmetic mode)		25	0	70	0
D (I = X37) (Note 5)		25	0	60	0
C _n		15	0	55	0
^l 012		30	0	64	0
¹ 345		30	0	70	0
¹ 678	4	t _{pw} L + 15	0	t _{pw} L + 25	0
RAM _{0, 3} , Q _{0, 3}		15	0	20	0

Notes: 1. See next page.

- 2. If the B address is used as a source operand, allow for the "A, B source" set-up time; if it is used only for the destination address, use the "B dest." set-up time.
- 3. Where two numbers are shown, both must be met.
- 4. "t_{DW}L" is the clock LOW time.
 5. DV 0 is the fastest way to load the RAM from the D inputs. This function is obtained with I = 337.
- 6. Using Q register as source operand in arithmetic mode. Clock is not normally in critical speed path when Q is not a source.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR Am2901A

(See previous page for room temperature characteristics.)

Tables IV, V, and VI below define the timing characteristics of the Am2901A over the operating voltage and temperature range. The tables are divided into three types of parameters; clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

Measurements are made at 1.5V with V_|L = 0V and V_|H = 3.0V. For three-state disable tests, C_L = 5.0pF and measurement is to 0.5V change on output voltage level. Input rise and fall times are 1ns/V. All outputs fully loaded.

TABLE IV CYCLE TIME AND CLOCK CHARACTERISTICS

TIME	COMMERCIAL	MILITARY		
Read-Modify-Write Cycle (time from selection of A, B registers to end of cycle)	100ns	110ns		
Maximum Clock Frequency to Shift Q Register (50% duty cycle) I = 432 or 632	15MHz	12MHz		
Minimum Clock LOW Time	30ns	30ns		
Minimum Clock HIGH Time	30ns	30ns		
Minimum Clock Period	100ns	110ns		

 $\begin{array}{lll} & \text{Commercial} = & \text{Am2901APC, DC, XC} \\ & & \text{TA} = & \text{0^{\circ}C to +70^{\circ}C} \\ & & \text{VCC} = & \text{4.75 to 5.25V} \\ & \text{Military} = & \text{Am2901ADM, FM, XM} \\ & & \text{TC} = & -55^{\circ}C \text{ to +125^{\circ}C} \\ & & \text{VCC} = & \text{4.50 to 5.50V} \\ \end{array}$

TABLE V

GUARANTEED COMBINATIONAL PROPAGATION DELAYS (all in ns, CL = 50pF (except output disable tests))

			C	OMME	RCIAL	-			MILITARY							
To Output Input	_				F=0	01/10	Sh Out	- 1	Υ	F ₃		G, ₽	F=0	OVR	Shi Outp	
	Y	Y F3	C _{n+4}	G, P	R _L = OV 270		RAM ₀ RAM ₃	α ₀	•	13	C _{n+4}	J, .	R _L = 270		RAM ₀ RAM ₃	Ο ₃
A, B	80	80	75	65	87	85	95	_	85	85	80	70	97	90	100	-
D (arithmetic mode)	45	45	45	35	57	55	65	_	50	50	50	40	62	60	70	
D (I = X37) (Note 5)	40	40	_	_	52	-	60	_	45	45	_	_	57	_	65	-
Cn	30	30	20	_	47	30	50	_	35	35	25	_	52	35	55	_
1012	55	55	50	45	67	65	75	-	60	60	55	50	72	70	80	_
1345	55	55	55	50	67	65	75	_	60	60	60	55	72	70	80	_
1678	30		-	-	-		30	30	35	_	-	_		_	35	35
OE Enable/Disable	35/25	_	_	-	-	-	_	_	40/25	_					_	
A bypassing ALU (I = 2xx)	45	-	_	_	_	-	_	_	50	_	_	_	-	_	_	
Clock _ (Note 6)	60	60	60	50	72	70	80	30	65	65	65	55	82	75	85	35

GUARANTEED SET-UP AND HOLD TIMES (all in ns) (Note 1) TABLE VI

		COMME	RCIAL	MILIT	ARY
From Input	Notes	Set-Up Time	Hold Time	Set-Up Time	Hold Time
A, B Source	2, 4 3, 5	100 t _{pw} L+30	0	110 t _{pw} L+30	0
B Dest.	2,4	t _{pw} L+15	0	t _{pw} L+15	0
D (arithmetic mode)		70	0	75	0
D (I = X37) (Note 5)		60	0	65	0
C _n		55	0	60	0
I ₀₁₂		80	0	85	0
1 ₃₄₅		80	0	85	0
1 ₆₇₈	4	t _{pw} L+30	0	t _{pw} L+30	0
RAM _{0, 3} , Q _{0, 3}		25	0	25	0

Notes: 1. See Figure 11. All times relative to clock LOW-to-HIGH transition.

- 2. If the B address is used as a source operand, allow for the "A, B source" set-up time; if it is used only for the destination address, use the "B dest." set-up time.
- 3. Where two numbers are shown, both must be met.
- 4. "tpwL" is the clock LOW time.
- 5. D V 0 is the fastest way to load the RAM from the D inputs. This function is obtained with I = 337.
- 6. Using Q register as source operand in arithmetic mode. Clock is not normally in critical speed path when Q is not a source.

SET-UP AND HOLD TIMES (minimum cycles from each input)

Set-up and hold times are defined relative to the clock LOW-to-HIGH edge. Inputs must be steady at all times from the set-up time prior to the clock until the hold time after the clock. The set-up times allow sufficient time to perform the correct operation on the correct data so that the correct ALU data can be written into one of the registers.






Figure 11. Minimum Cycle Times from Inputs. Numbers Shown are Minimum Data Stable Times for Am2901ADC, in ns. See Table VI for Detailed Information.



MINIMUM CYCLE TIME CALCULATIONS FOR 16-BIT SYSTEMS


Speeds used in calculations for parts other than Am2901A are representative for available MSI parts.



Pipelined System. Add without Simultaneous Shift.

MPR-010

	DATA LOOP		CONTROL LOOP						
 Register 	Clock to Output	15	1) Register	Clock to Output	15				
+ ② 2901A	A, B to G, P	65	+ ⑥ MŰX	Select to Output	20				
+ ③ 2902	\overline{G}_0 , \overline{P}_0 to C_{n+z}	10	+ (7) 2910	CC to Output	45				
+ 4 2901A	C_n to C_{n+4} , OVR, F_3 , $F = 0$, Y	50	+ (8) PROM	Access Time	60				
+ (5) Register	Set-up Time	5	+ 🐧 Register	Set-up Time	5				
		145ns			145ns				
	Minimum o	lock perio	d = 145ns						



Pipelined System. Simultaneous Add and Shift Down


MPR-011

	DATA LOOP		CONTROL LOOP					
1 Register	Clock to Output	15	1 Register	Clock to Output	15			
+ ② 2901A	A, B to $\overline{\mathbf{G}}$, $\overline{\mathbf{P}}$	65	+ (6) MUX	Select to Output	20			
+ ③ 2902	$\overline{G}_0\overline{P}_0$ to C_{n+r}	10	+ (7) 2910	CC to Output	45			
+ 4 2901A	C _n to RAM _o	50	+ ® PROM	Access Time	60			
+ (5) 2901A	RAM ₃ Set-up Time	25	+ ① Register	Set-up Time	5			
		165ns			145ns			

Minimum clock period = 165ns

Note: Care is required to define the worst case path at the ends of the array during an add and shift operation. In a shift down (toward LSB), RAM₀ and Q_0 are available after the A, B \rightarrow RAM, Q delay. In a shift up (toward MSB), Q_3 is available after the A, B \rightarrow RAM, Q delay. RAM₃, however, is not available until the carry has propagated through the 2902. This is the same as the data loop shown above. If the most significant RAM₃ output were returned through a multiplexer to the RAM₀ or Q_0 input, then this path would be longer than the one shown, but this connection is highly unlikely.

MINIMUM CYCLE TIME CALCULATIONS FOR 16-BIT SYSTEMS (Cont.)



MPR-012

Non-Pipelined Addressed Based Architecture. Instruction Execute and Conditional Branch allowed on Same Cycle (e.g. = subtract and branch if F=0)

Due to poor speeds, this type of architecture is not recommended.

Compare with previous page.

Minimum clock period = 1 Register	Clock to output	20
+ ② PROM	Access time	60
+ ③ 2901A	A, B to \overline{G} , \overline{P}	65
+ 4 2902	$\overline{G}_{0}\overline{P}_{0}$ to C_{n+z}	10
+ ⑤ 2901A	C_n to C_{n+4} , OVR, F_3 , $F=0$	50
+ ⑥ MUX	Data in to Data out	15
´+ ⑦ Am2910	Test to address out	45
+ ①Register	Set-up time	5
		265ns

Note: Extra time needed if shift occurs on same cycle.




Figure 13. Input/Output Current Interface Conditions.

MPR-014

