

CPU, Clock, Control, Buffers


Core



wde8016-1.sch

IPower & Misc


Power & Misc



wde8016-6.sch

IO Decode & Control


IO Decode and Control



wde8016-2.sch

Memory -- RAM / ROM

Memory



wde8016-3.sch

Core Zilog Peripherals


Core Zilog Peripherals



wde8016-4.sch


Expansion Bus

Expansion Bus




wde8016-7.sch

Master Sheet Index		
NAME_THIS_THING		
Three Farthing Labs		
File: wde8016.sch		
Sheet: /		
Title: wde8016		
Size: A4	Date: 13 feb 2017	Rev: 0
KiCad E.D.A.		Id: 1/7




Note: This version able to omit an entire 74LS04 by removing decode for signals which wound up being unused.


CPU, Clock, Control Derivations, & Buffering		
Core Circuits		
NAME_THIS_THING		
Three Farthing Labs		
File: wde8016-1.sch		
Sheet: /Core/		
Title: wde8016		
Size: B	Date: 13 feb 2017	Rev: 0
KiCad E.D.A.		Id: 2/7




Master I/O Map Decode
 IOBANKn: Selects 1 of 8 blocks of 32 I/O ports ea.
 IOSELn: Selects 1 of 8 blocks of 4 I/O ports ea.



System Config Port
 Value of the config switch is latched and read by any READ operation from IOSEL0 (Ports 0-3).
 Open switch = bit value of 1, Closed switch = bit value of 0




Clock Note: Zilog parts use a MOS-level clock rather than standard TTL levels. Optional amp circuit allows use of TTL oscillator devices.





Power-On Reset Controller
 RESET active for 350ms after stable Pwr or RST being brought low



IO Decode, Clock, POR, & System Config Port		
NAME_THIS_THING		
Three Farthing Labs		
File: wde8016-2.sch		
Sheet: /IO Decode and Control/		
Title: wde8016		
Size: B	Date: 13 feb 2017	Rev: 0
KiCad E.D.A.		Id: 3/7



ROM will be enabled at Boot or Cold Reset and toggled out by a write to IOSELO (any port 0-3), presumably by code executing in High RAM that has a plan for how to proceed.
Warm Reset does not re-enable ROM.




RAM/ROM Toggle
 THEORY OF OPERATION: At power-on ROM will be Active (low). An I/O write to any port in IOSELO (port 0-3), such as OUT(0), will latch ROM to disabled (high) and swap RAM into lower 32K address space.
 WARM RESET resets Z80 & peripherals w/out disrupting RAM.
 COLD RESET resets everything and toggles ROM back into lower 32K.



Status indicator lights

NAME_THIS_THING		
Three Farthing Labs		
File: wde8016-6.sch		
Sheet: /Power & Misc/		
Title: wde8016		
Size: B	Date: 13 feb 2017	Rev: 0
KiCad E.D.A.		Id: 6/7

EXPANSION CONNECTOR 1




Note 1

Note 1

Including the buffered IORQ and RD signals so Zilog-family devices can be used on expansion cards (these are required), even though we are already including decoded BIORQ and BIOR (for simple interfacing).


We do not include BMEMRD nor BMEMWR since architecture leaves no room for additional memory on the expansion bus.

EXPANSION CONNECTOR 2



Note 1

EXPANSION CONNECTOR 3




Note 2

Note 1

Note 2

On Connectors 3 & 4 pins 19 & 21 (/IOBANK5 & /IOBANK4, respectively) are replaced by /IOBANK7 & /IOBANK6 in order to make the full range of on-board decoded I/O strobes available to expansion modules.

EXPANSION CONNECTOR 4



Note 2

Note 1