


Page Description

1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T2080 FIRST BANK DDR3L INTERFACE
4	T2080 SECOND BANK DDR3L INTERFACE
5	T2080 IFC INTERFACE
6	T2080 NOR and NAND FLASH INTERFACE
7	T2080 SPI FLASH and SDHC INTERFACE
8	T2080 SYSTEM LOGIC INTERFACE
9	T2080 ETHERNET and SERDES INTERFACE
10	T2080 USB INTERFACE
11	KEYBOARD INTERFACE
12	KB_LED_AND_LED
13	T2080 DUART and I2C DEVICE INTERFACE
14	CPLD WRAPPER AND IO EXPANDER
15	T2080 POWER SUPPLY
16	T2080 POWER SUPPLY (cont.)
17	T2080 GROUND
18	RGMII ETHERNET PORT 1
19	ETHERNET PORT CONNECTOR
20	SATA3 CONTROLLER
21	SATA3 CONNECTORS
22	USB3 CONTROLLER
23	USB3 CONTROLLER CONNECTORS
24	PCIE BRIDGE
25	PCIE CONNECTORS
26	3G LTE MODEM
27	PCIE BRIDGE POWER
28	MXM PCIE
29	MXM VIDEO OUT
30	I2C WRAPPER
31	AUDIO CMEDIA
32	AUDIO CONNECTORS
33	SYSTEM CLOCK GENERATORS
34	SYSTEM CLOCK GENERATORS (cont.)
35	T2080 CORE POWER CONVERTOR
36	SYSTEM POWER CONVERTORS
37	SYSTEM POWER CONVERTORS (cont.)
38	MAIN POWER
39	BATTERY CHARGER
40	SYSTEM POWER INPUT
41	MECHANICALs
42	CHANGE LIST

PORTATILE PER ACUBE ACB_0001_0


Version Control		
Version	Date	Modifications
V0.1	2018/12	First release of Schematics
V0.2	2019/09	Second release of Schematics

PROTO


		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title PAGE LISTING		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 1 of 42	REV. 0	Format B
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

SYSTEM BLOCK DIAGRAM




PROTO

		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title BLOCK DIAGRAM		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 2 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

T2080 DDR3L MEMORY INTERFACE





PROTO		
		Project
		ACB_0001_0
Creation Date	Last modify date	Page title
Saturday, April 20, 2013	Saturday, September 28, 2013	DDR3
Designed by:	Controlled by:	approved by:
<Author>	<Checked by>	<Approved by>
PCB Code	BOM file	
		Sheet 3 of 42 REV. 0 Format A3
Copyright (C) 2013-2019, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2		



PROTO		
		Project ACB_0001_0
Creation Date Sunday, September 22, 2019	Last modify date Saturday, September 28, 2019	Page title DDR3_2
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>
PCB Code	BOM file	Sheet 4 of 42 REV. 0 Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2		


T2080 IFC INTERFACE



PROTO


	Project		
	ACB_0001_0		
Creation Date	Last modify date	Page title	
Saturday, September 28, 2019		IFC	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 5 of 42	REV. 0
		Format	A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

T2080 NOR and NAND FLASH INTERFACE




PROTO		Project	
		ACB_0001_0	
		Creation Date	Last modify date
Saturday, September 28, 2019		FLASH	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 6 of 42	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			


T2080 SPI FLASH and SDHC INTERFACE



PROTO


		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title SPI&SDHC		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 7 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

T2080 SYSTEM LOGIC INTERFACE







		Project ACB_0001_0	
		Creation Date Saturday, September 28, 2019	Last modify date
Designed by:		Controlled by:	
PCB Code		BOM file	
		Sheet 8 of 42	REV. 0
			Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

T2080 USB INTERFACE




PROTO


		Project ACB_0001_0		
Creation Date	Last modify date	Page title USB		
Designed by: Saturday, September 28, 2019	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 10 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				




		Project ACB_0001_0	
Creation Date Saturday, September 28, 2019	Last modify date	Page title KEYBOARD	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 11of 42	REV. 0
Format A3			
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			




PROTO


		Project ACB_0001_0	
Creation Date Saturday, September 28, 2019	Last modify date	Page title KB_LED_AND_LED	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 12 of 42	REV. 0
Format A3			
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

T2080 DUART and I2C DEVICE INTERFACE




PROTO

		Project <h2 style="text-align: center;">ACB_0001_0</h2>		
Creation Date Saturday, September 28, 2019	Last modify date	Page title UART&I2C		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 13of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				




PROTO


		Project ACB_0001_0	
Creation Date	Saturday, September 28, 2019	Last modify date	
Designed by:		Controlled by:	approved by:
PCB Code		BOM file	Sheet 14of 42 REV. 0 Format A3


Copyright (C) 2018-2019, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2

T2080 POWER SUPPLY (cont.)




PROTO


		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title PROC PWR2		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet16 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				



Strapping Pins




Strapping Pin





Pin	Description
LED2	1 : Link off 0 : Link on (any speed), solid color
LED1	Blinking : Activity (RX, TX)

Strapping Pins




PROTO		
		Project ACB_0001_0
Creation Date Friday, August 17, 2018	Last modify date Saturday, September 28, 2019	Page title EC1 PHY
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>
PCB Code	BOM file	Sheet 18 of 42 REV. 0 Format A2
Copyright (C) 2018-2019, Power Progress Community, Hardware License is CERN Open Hardware License v1.2		

Gigabit Ethernet




Led Ethernet Buffer




PROTO



	Project	
	ACB_0001_0	
Creation Date	Last modify date	Page title
Friday, August 17, 2018	Saturday, September 28, 2019	ETHERNET CONN
Designed by:	Controlled by:	approved by:
<Author>	<Choked by>	<Approved by>
PCB Code	BOM file	Sheet 19 of 42
		REV. 0
		Format A4
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2		

MagniPlus -SATA Interface





(Optional clk source: Oscillator)

		Project <h2>ACB_0001_0</h2>	
Creation Date Tuesday, June 18, 2013	Last modify date Saturday, September 28, 2019	Page title SATA CONTROLLER	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 20 of 42	REV. 0 Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			




M2 SSD1 PCIEx1 CONNECTOR




PROTO







		Project	
		ACB_0001_0	
Creation Date	Last modify date	Page title	
Friday, November 30, 2018	Saturday, September 28, 2019	SATA CONNECTOR	
Designed by:	Controlled by:	approved by:	
<Author>	<Checked by>	<Approved by>	
PCB Code	BOM file	Sheet 21 of 42	REV. 0
			Format A3



Note:

- Every Power trace (3.3V_Dual, 1.05V, A3.3V, 3.3V, 3.3VAUX, 12V, 5V, VCC(H1-4)) should be broad.
- 2nd layer of this entire circuit should be grounded.
- Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
- Capacitors C100-116 should be located next to U1, and connected to GND tightly -- by tracing shortly and broadly.
- For signal traces, routing priority is as follows:
USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
- At any crossing for every trace except ground, sufficient area of ground plane between each other should be put.
- Follow the basic of transmission trace pair when routing any signal trace.
 - > Remove any impairment or discontinuity.
 - > Keep same length by each other.
 - > Keep same width and spacing.
- The differential impedance of nominal value is as follows.
 - > USB 3.0 / 2.0 --- 90ohm
 - > PCI express Gen 1.(2.5GT/s) --- 100ohm PCI express Gen 2.(5GT/s) --- 85ohm
 PCB trace impedance would be a non-continues value by its design rules. The differential impedance adopt the nearest value that can be manufactured at PCB. For more information please refer to 'USB3.0 Board Design Guide' in design kit.


		Project <h1>ACB_0001_0</h1>	
Creation Date Saturday, September 28, 2019	Last modify date	Page title USB3 CONTROLLER	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 22 of 42	REV. 0 Format A2
Copyright (C) 2018-2019, Power Progress Community. Hardware Licensee is CERN Open Hardware License v1.2			




PROTO


		Project ACB_0001_0		
		Creation Date Saturday, September 28, 2019	Last modify date	Page title USB3 PORTS
Designed by:		Controlled by:		approved by:
PCB Code	BOM file	Sheet 23of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

M2 WLAN+BT PCIe1 CONNECTOR



PROTO

		Project ACB_0001_0	
Creation Date Friday, December 28, 2018	Last modify date Saturday, September 28, 2019	Page title M2.WLAN CONNECTOR	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 25 of 42	REV. 0 Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			




M2_PcIE Load Switch


Componente lato bottom


NOTE:
 This design assumes a normal loading on the MPCIE_3V3 rail of up to 1A. PF0100 SW2 can supply a maximum of 2A current. If more than 1A loading is desired, the designer must consider other load on the GEN_3V3 rail and depopulate other loads to allow additional loading on the MPCIE_3V3 rail. The MPCIE_1V5 rail is allowed a maximum of 100 mA.


SIM ON CHIP




SIM HOLDER




PROTO		
		Project ACB_0001_0
Creation Date Friday, December 28, 2018	Last modify date Saturday, September 28, 2019	Page title 3G/LTE MODEM
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>
PCB Code	BOM file	Sheet 26 of 42 REV. 0 Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2		




3.3V to 1.0V LDO




1.0V Decoupling Capacitors




3.3V Decoupling Capacitors




		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title PCIE BRIDGE POWER		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 27 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				




HDMI Port protections and Connector




eDP display and Camera


		Project ACB_0001_0	
Creation Date Saturday, September 28, 2019	Last modify date	Page title MXM VIDEO OUT	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 29 of 42	REV. A
Format A3			
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			





PROTO

		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title I2C WRAP		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 30 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				


EXTERNAL JACK





EXT MIC IN




INTERNAL SPEAKERS




Analog MICs




PROTO

		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title AUDIO CONN		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 32 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				


SYSTEM CLOCK GENERATORS




PROTO

		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title CLOCK 1		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 33 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

SYSTEM CLOCK GENERATORS (cont.)






PROTO

		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title CLOCK 2		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 34 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

T2080 CORE POWER CONVERTOR

For the first programming of the internal flash: VR_HOT_EN need to be connected to GND, via short Jumper and CPLD will drive both enables low. (I2C address in this mode 0Ah)

PROGRAMMING CONNECTOR









PROTO


		Project ACB_0001_0	
Creation Date Saturday, September 28, 2019	Last modify date	Page title CORE PWR	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 35 of 42	REV. 0
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2		Format A3	

SYSTEM POWER CONVERTORS

2.2uH(IHLP2525CZER2R2M01); Irms = 8A, Isat = 14A, DCR = 18mohm
 3.3uH(IHLP2525CZER3R3M01); Irms = 6A, Isat = 13.5A, DCR = 28mohm
 4.7uH(IHLP2525CZER4R7M01); Irms = 5.5A, Isat = 10A, DCR = 37mohm











Caution: separate analog and power ground and make connection at GND plane



PROTO

		Project ACB_0001_0		
		Creation Date Saturday, September 28, 2019	Last modify date	Page title OTHER PWR1
Designed by:		Controlled by:		approved by:
PCB Code	BOM file	Sheet 36 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

SYSTEM POWER CONVERTORS (cont.)





14,35,37 VCORE_EN
 T2080 SVDD power on with VDD

14,35,37 VCORE_EN
 C293 do not use DDR, so power on with VDD

14,35,37 VCORE_EN
 C293 SVDD power on with VDD


PROTO


		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title OTHER PWR2		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 37 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				



LTM8064EY#PBF

PROTO



		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title MAIN POWER		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 38 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				




[2]

CURRENT SETTINGS				VOLTAGE SETTINGS	
CURRENT	ILIM	R7	L1	VOLTAGE	VLIM
1.023A	0 OHM	0.1 OHM	40uH	8.438V	0 OHM
2.046A	10K	0.05 OHM	20uH	12.646V	10K
3.068A	33.2K	0.025 OHM	10uH	16.870V	33.2K
N/A	N/A	N/A	N/A	21.062V	100K
4.094A	OPEN/VDD	0.025 OHM	10uH	32.758V	OPEN/VDD


● DEFAULT VALUE




PROTO

		Project	
		ACB_001_0	
Creation Date	Wednesday, August 08, 2018	Last modify date	Saturday, September 28, 2019
Page title	BATTERY CHARGE		
Designed by:	<Author>	Controlled by:	<Checked by>
approved by:	<Approved by>		
PCB Code	BOM file	Sheet 39 of 42	REV. 0
Copyright (C) 2018-2019, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2		Format	Custom

SYSTEM POWER INPUT



PROTO		Project	
		ACB_0001_0	
Saturday, September 28, 2019		PWR IN	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 40 of 42	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

1

2

3

4

5

A

A

B

B


C

C

D

D

PROTO

		Project T2080PCle		
Creation Date Saturday, September 28, 2019	Last modify date	Page title MECANICAL		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet of	REV. 0	Format B
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

1

2


3

4

5

CHANGE LIST

PROTO

		Project ACB_0001_0		
Creation Date Saturday, September 28, 2019	Last modify date	Page title CHANGE LIST		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 42 of 42	REV. 0	Format B
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				