


Page Description


1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T2080 FIRST BANK DDR3L INTERFACE
4	T2080 SECOND BANK DDR3L INTERFACE
5	T2080 IFC INTERFACE
6	T2080 NOR and NAND FLASH INTERFACE
7	T2080 SPI FLASH and SDHC INTERFACE
8	T2080 SYSTEM LOGIC INTERFACE
9	T2080 ETHERNET and SERDES INTERFACE
10	T2080 USB INTERFACE
11	USB_HUB
12	KEYBOARD INTERFACE
13	KB_LED_AND_LED
14	T2080 DUART and I2C DEVICE INTERFACE
15	CPLD WRAPPER AND IO EXPANDER
16	T2080 POWER SUPPLY
17	T2080 POWER SUPPLY (cont.)
18	T2080 GROUND
19	RGMII ETHERNET PORT 1
20	ETHERNET PORT CONNECTOR
21	SATA3 CONTROLLER
22	SATA3 CONNECTORS
23	USB3 CONTROLLER
24	USB3 CONTROLLER CONNECTORS
25	ETHERNET CARD
26	PCIE BRIDGE
27	PCIE CONNECTORS
28	3G LTE MODEM
29	PCIE BRIDGE POWER
30	MXM PCIE
31	MXM VIDEO OUT
32	I2C WRAPPER
33	AUDIO CMEDIA
34	AUDIO CONNECTORS
35	SYSTEM CLOCK GENERATORS
36	SYSTEM CLOCK GENERATORS (cont.)
37	T2080 CORE POWER CONVERTOR
38	SYSTEM POWER CONVERTORs
39	SYSTEM POWER CONVERTORs (cont.)
40	MAIN POWER
41	BATTERY CHARGER
42	SYSTEM POWER INPUT
43	MECHANICALs
44	CHANGE LIST

Version Control		
Version	Date	Modifications
V0.1	2018/12	First release of Schematics
V0.2	2019/09	Second release of Schematics
V0.3	2020/04	Third release of Schematics
V0.4	2020/05	Fourth release of Schematics
V0.5	2020/06	Fifth release of Schematics

<Variant Name>


		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title PAGE LISTING		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 1 of 44	REV. 0	Format B
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

SYSTEM BLOCK DIAGRAM




PRO		Part# ACB_0001_0	
Customer: 000	Lot: 00000000	Part No:	000000000
Rev: Rev 1.0	Created: 00/00/00	Checked:	00/00/00
Drawn By:	Checked By:	Scale:	1:1
File Name:	Sheet:	Page:	1 of 1

T2080 DDR3L MEMORY INTERFACE





		Project ACB_0001_0	
Creation Date Saturday, April 20, 2013	Last modify date Wednesday, June 17, 2020	Page title DDR3	
Designed by: -Authors-	Controlled by: -Checked by-	approved by: -Approved by-	
PCB Code	BOM file	Sheet 3 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			




<Variant Name>		
	Project ACB_0001_0	
Creation Date Sunday, September 22, 2019	Last modify date Wednesday, June 17, 2020	Page title DDR3_2
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>
PCB Code	BOM file	Sheet 4 of 44 REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2		

T2080 IFC INTERFACE




-Variant Name-		Project	
		ACB_0001_0	
Creation Date	Last modify date	Page title	
Wednesday, June 17, 2020		IFC	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 5 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			

T2080 NOR and NAND FLASH INTERFACE




-Variant Name-		Project	
		ACB_0001_0	
Creation Date	Last modify date	Page title	
Wednesday, June 17, 2020		FLASH	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 6 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2		Format	A3


T2080 SPI FLASH and SDHC INTERFACE




-Variant Name-

		Project ACB_0001_0	
Creation Date	Wednesday, June 17, 2020	Last modify date	Page title SPI&SDHC
Designed by:		Controlled by:	approved by:
PCB Code	BOM file	Sheet 7 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

T2080 SYSTEM LOGIC INTERFACE



		Project ACB_0001_0	
		Creation Date Wednesday, June 17, 2020	Page title SYS
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 8 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			

T2080 ETHERNET and SERDES INTERFACE






Table 19-1. SerDes Lanes Assignments and Multiplexing

SRDS_PARTCL_S1	SERDES1								SERDES2								Per Lane PLL Map
	A	B	C	D	E	F	G	H	A	B	C	D	E	F	G	H	
AA	PCIE3				PCIE4				1111	1F1	PCIE1				PCIE2	1111	2222

<Variant Name>


	Project ACB_0001_0			
	Creation Date	Last modify date	Page title	
Designed by: Wednesday, June 17, 2020	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 9 of 44	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2				

T2080 USB INTERFACE



-Variant Name-		Project ACB_0001_0	
Creation Date	Last modify date	Page title USB	
Designed by: Wednesday, June 17, 2020	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 10 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

HUB USB




KB CONTROLLER

WLAN M2


M2 LTE

Card Reader





<Variant Name>

		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title USB HUB	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 11 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			




<Variant Name>


		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title KEYBOARD	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 12 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			





<Variant Name>

		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title KB_LED_AND_LED		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 13 of 44	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2				

T2080 DUART and I2C DEVICE INTERFACE




-Variant Name-		Project	
		ACB_0001_0	
Creation Date	Last modify date	Page title	
Wednesday, June 17, 2020		UART&I2C	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 14 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			




Creation Date		Last modify date		Page title	
Wednesday, June 17, 2020				WRAPPER	
Designed by:		Controlled by:		approved by:	
PCB Code		BOM file		Sheet 15 of 44	
				REV. 0	
				Format A3	
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware License v1.2					


T2080 POWER SUPPLY




<Variant Name>


		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title PROC PWR1		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 16 of 44	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2				

T2080 POWER SUPPLY (cont.)




<Variant Name>


		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title PROC PWR2	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 17 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			




Strapping Pins



Strapping Pin




Strapping Pins




Project		ACB_0001_0	
Creation Date	Friday, August 17, 2018	Last modify date	Wednesday, June 17, 2020
Designed by:	<Author>	Page title	EC1 PHY
Controlled by:	<Checked by>	approved by:	<Approved by>
PCB Code	BOM file	Sheet 19 of 44	REV. 0
		Format	A2


Gigabit Ethernet




Led Ethernet Buffer



<Variant Name>


	Project	
	ACB_0001_0	
Creation Date	Last modify date	Page title
Friday, August 17, 2018	Wednesday, June 17, 2020	ETHERNET CONN
Designed by:	Controlled by:	approved by:
<Author>	<Checked by>	<Approved by>
PCB Code	BOM file	Sheet 20 of 44
		REV. 0
		Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2		


MagniPlus -SATA Interface



(Optional clk source: Oscillator)

<-Variant Name>


		Project <h2 style="text-align: center;">ACB_0001_0</h2>	
Creation Date Tuesday, June 18, 2013	Last modify date Wednesday, June 17, 2020	Page title SATA CONTROLLER	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 21 of 44	REV. 0
		Format A3	






PPC Power Progress Community		Project ACB_0001_0	
Creation Date Friday, November 30, 2018	Last modify date Wednesday, June 17, 2020	Page title SATA CONNECTOR	
Designed by: -Author-	Controlled by: -Checked by-	approved by: -Approved by-	
PCB Code	BOM file	Sheet 22 of 44	REV. 0
		Format A3	
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			

Note:


- Every Power trace (3.3V, Dual, 1.05V, A3.3V, 3.3V, 3.3VAUX, 12V, 5V, VCCCH1-4) should be broad.
- 2nd layer of this entire circuit should be grounded.
- Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
- Capacitors C100-116 should be located next to U1, and connected to GND tightly – by tracing shortly and broadly.
- For signal traces, routing priority is as follows;
 - USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
- At any crossing for every trace except ground, sufficient area of ground plane between each other should be put.
- Follow the basic of transmission trace pair when routing any signal trace.
 - > Remove any impairment or discontinuity.
 - > Keep same length by each other.
 - > Keep same width and spacing.
- The differential impedance of nominal value is as follows.
 - > USB 3.0 / 2.0 --- 90ohm
 - > PCI express Gen 1,(2,5GT/s) --- 100ohm PCI express Gen 2,(5GT/s) --- 85ohm
 PCB trace impedance would be a non-continues value by its design rules. The differential impedance adopt the nearest value that can be manufactured at PCB. For more information please refer to 'USB3.0 Board Design Guide' in design kit.




Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title USB3 CONTROLLER
Designed by:	Controlled by:	approved by:
PCB Code	BOM file	Sheet 23 of 44 REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CC BY-NC-SA		Format A2




<Variant Name>


		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title USB3 PORTS	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 2 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			




<Variant Name>

 Power Progress Community		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020		Last modify date		Page title ETHERNET_CARD
Designed by:		Controlled by:		approved by:
PCB Code		BOM file		Sheet 25 of 44 REV. 0 Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				



M2 WLAN+BT PCIe x1 CONNECTOR






		Project ACB_0001_0	
Creation Date Friday, December 28, 2018	Last modify date Wednesday, June 17, 2020	Page title M2.WLAN CONNECTOR	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 27 of 44	REV. 0
Format A3			
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			




M2_PCIe Load Switch Componente lato bottom




		Project ACB_0001_0	
Creation Date Friday, December 28, 2018	Last modify date Wednesday, June 17, 2020	Page title 3G/LTE MODEM	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 28 of 44	REV. 0
			Format A3
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			




1.0V Decoupling Capacitors



3.3V Decoupling Capacitors





		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title PCIE BRIDGE POWER	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 29 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			







<Variant Name>

PRO Power Progress Community		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title MMX_PCIE	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 30 of 44	REV. 0 Format A2


Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware License v1.2





-Variant Name-		Project ACB_0001_0	
		Power Progress Community	
Creation Date	Last modify date	Page title	
Wednesday, June 17, 2020		MXM VIDEO OUT	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 31 of 44	REV. A Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			



<Variant Name>


		Project		
Creation Date Wednesday, June 17, 2020		Last modify date	Page title I2C WRAP	
Designed by:		Controlled by:	approved by:	
PCB Code		BOM file	Sheet 32 of 44	REV. 0
Format A4				
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				





Put capacitors down on the CM8888 VDD33 around









Put capacitors down on the CM8888 PVD018&VDD18 around



Put capacitors down on the CM8888 DVCC around




Anti-pop noise Ctrl.





Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title AUDIO USB
Designed by:	Controlled by:	approved by:
PCB Code	BOM file	Sheet 33 of 44 REV. A
Copyright (C) 2018-2020, Power Progress Community, Hardware License in CERN Open Hardware License v1.2		


EXTERNAL JACK




EXT MIC IN





SUB-WOOFER



INTERNAL SPEAKERS




Analog MICs




<Variant Name>

		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title AUDIO CONN	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 34 of 44	REV. 0 Format AS
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			


SYSTEM CLOCK GENERATORS



<Variant Name>

		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title CLOCK 1		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 35 of 44	REV. 0	Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

SYSTEM CLOCK GENERATORS (cont.)



8,14,32,37 I2C1_SCL
8,14,32,37 I2C1_SDA




I2C ADDR = 0x6A

Integrated output terminations providing Zo=100

-Variant Name-		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title CLOCK 2	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 36 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

T2080 CORE POWER CONVERTOR







For the first programming of the internal flash: V_{F_HOT}, EN need to be connected to GND, via short Jumper and CPLD will drive both enables low. (2C address in this mode 0Ah)




-Variant Name-		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title CORE PWR	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 37 of 44	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			

SYSTEM POWER CONVERTORS

2.2uH(IHLP2525CZER2R2M01); Ims = 8A, Isat = 14A, DCR = 18mohm
 3.3uH(IHLP2525CZER3R3M01); Ims = 6A, Isat = 13.5A, DCR = 28mohm
 4.7uH(IHLP2525CZER4R7M01); Ims = 5.5A, Isat = 10A, DCR = 37mohm






Caution: separate analog and power ground and make connection at GND plane




<Variant Name>


		Project ACB_0001_0	
Creation Date	Wednesday, June 17, 2020	Last modify date	OTHER PWR1
Designed by:		Controlled by:	approved by:
PCB Code	BOM file	Sheet 38 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

SYSTEM POWER CONVERTORS (cont.)




<Variant Name>


		Project ACB_0001_0		
		Creation Date Wednesday, June 17, 2020	Last modify date	Page title OTHER PWR2
Designed by:		Controlled by:		approved by:
PCB Code	BOM file	Sheet 39 of 44	REV. 0	Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				



12V 8A



-Variant Name-

		Project ACB_0001_0		
Creation Date	Wednesday, June 17, 2020	Last modify date	Page title MAIN POWER	
Designed by:		Controlled by:	approved by:	
PCB Code	BOM file	Sheet 40 of 44	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				




CURRENT SETTINGS				VOLTAGE SETTINGS	
CURRENT	I LIM	R7	LI	VOLTAGE	V LIM
1.023A	0 OHM	0.1 OHM	40uH	8.438V	0 OHM
2.046A	10K	0.05 OHM	20uH	12.646V	10K
3.069A	33.2K	0.025 OHM	10uH	16.870V	33.2K
N/A	N/A	N/A	N/A	21.062V	100K
4.094A	OPEN/VDD	0.025 OHM	10uH	32.758V	OPEN/VDD

● DEFAULT VALUE




Project			
ACB_0001_0			
Creation Date	Wednesday, August 08, 2018	Last modify date	Wednesday, June 17, 2020
Page title	BATTERY CHARGE		
Designed by:	<Author>	Controlled by:	<Checked by>
approved by:	<Approved by>		
PCB Code	BOM file	Sheet 41 of 44	REV. 0
Format			
Customer			

SYSTEM POWER INPUT




-Variant Name-		Project ACB_0001_0	
Creation Date Wednesday, June 17, 2020	Last modify date	Page title PWR IN	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 42 of 44	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

<Variant Name>

		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title MECANICAL		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet of	REV. 0	Format B
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

CHANGE LIST

<Variant Name>

		Project ACB_0001_0		
Creation Date Wednesday, June 17, 2020	Last modify date	Page title CHANGE LIST		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 44 of 44	REV. 0	Format B
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				