



**Page Description**

1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T2080 FIRST BANK DDR3L INTERFACE
4	T2080 SECOND BANK DDR3L INTERFACE
5	T2080 IFC INTERFACE
6	T2080 NOR and NAND FLASH INTERFACE
7	T2080 SPI FLASH and SDHC INTERFACE
8	T2080 SYSTEM LOGIC INTERFACE
9	T2080 ETHERNET and SERDES INTERFACE
10	T2080 USB INTERFACE
11	USB_HUB
12	KEYBOARD INTERFACE
13	KB_LED_AND_LED
14	T2080 DUART and I2C DEVICE INTERFACE
15	CPLD WRAPPER AND IO EXPANDER
16	T2080 POWER SUPPLY
17	T2080 POWER SUPPLY (cont.)
18	T2080 GROUND
19	RGMII ETHERNET PORT 1
20	ETHERNET PORT CONNECTOR
21	SATA3 CONTROLLER
22	SATA3 CONNECTORS
23	USB3 CONTROLLER
24	USB3 CONTROLLER CONNECTORS
25	ETHERNET CARD
26	PCIE BRIDGE
27	PCIE CONNECTORS
28	3G LTE MODEM
29	PCIE BRIDGE POWER
30	MXM PCIE
31	MXM VIDEO OUT
32	I2C WRAPPER
33	AUDIO CMEDIA
34	AUDIO CONNECTORS
35	SYSTEM CLOCK GENERATORS
36	SYSTEM CLOCK GENERATORS (cont.)
37	T2080 CORE POWER CONVERTOR
38	SYSTEM POWER CONVERTORs
39	SYSTEM POWER CONVERTORs (cont.)
40	MAIN POWER
41	BATTERY CHARGER
42	SYSTEM POWER INPUT
43	MECHANICALs
44	CHANGE LIST

Version Control		
Version	Date	Modifications
V0.1	2018/12	First release of Schematics
V0.2	2019/09	Second release of Schematics
V0.3	2020/04	Third release of Schematics
V0.4	2020/05	Fourth release of Schematics
V0.5	2020/06	Fifth release of Schematics
V0.6	2020/08	Sixth release of Schematics


<Variant Name>			
		<b>Project</b> <b>ACB_0001_0</b>	
<b>Creation Date</b> Monday, September 28, 2020	<b>Last modify date</b>	<b>Page title</b> PAGE LISTING	
<b>Designed by:</b>	<b>Controlled by:</b>	<b>approved by:</b>	
<b>PCB Code</b>	<b>BOM file</b>	Sheet 1 of 45	REV. 0 <small>Format B</small>
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

# SYSTEM BLOCK DIAGRAM




<b>PRO</b>		Part# ACB_0001_0	
Customer Name	Lot Number	Part No.	Rev. No.
Order Date	Order Qty	Order Date	Order Qty
Part Code	Part No.	Part No.	Part No.
Copyright © 2014 Intel Corporation. All rights reserved. Intel, the Intel logo, and other trademarks are the property of Intel Corporation or its subsidiaries. All other trademarks are the property of their respective owners.			

# T2080 DDR3L MEMORY INTERFACE





Project		ACB_0001_0	
Creation Date	Saturday, April 20, 2013	Last modify date	Monday, August 10, 2020
Page title	DDR3	Designed by:	<Author>
Controlled by:	<Checked by>	approved by:	<Approved by>
PCB Code	BOM file	Sheet 3 of 45	REV. 0
Format	A3	Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2	




Project		
<b>ACB_0001_0</b>		
Creation Date Sunday, September 22, 2019	Last modify date Monday, August 10, 2020	Page title DDR3_2
Designed by: -Author-	Controlled by: -Checked-	approved by: -Approved by-
PCB Code	BOM file	Sheet 4 of 45    REV. 0    Format A3
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2		

# T2080 IFC INTERFACE




-Variant Name-		Project	
		<b>ACB_0001_0</b>	
Creation Date	Monday, August 10, 2020	Last modify date	Page title
			IFC
Designed by:		Controlled by:	approved by:
PCB Code	BOM file	Sheet 5 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			


## T2080 NOR and NAND FLASH INTERFACE



<Variant Name>


		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title FLASH		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 6 of 45	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2				

# T2080 SPI FLASH and SDHC INTERFACE



-Variant Name-		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title SPI&SDHC	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 7 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			


# T2080 SYSTEM LOGIC INTERFACE



		Project <b>ACB_0001_0</b>	
		Creation Date Tuesday, August 11, 2020	Page title SYS
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 8 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2		Formal A3	



# T2080 ETHERNET and SERDES INTERFACE



- PCIE3 = x4 Gen2 PCIe Bridge
- PCIE4 = x4 Gen3 MXM slot
- PCIE1 = x4 Gen3 M.2 ssd slot
- PCIE2 = x4 Gen2 Marvell SATA (only using x2 lanes)

Table 19-1. SerDes Lanes Assignments and Multiplexing


SRDS_PRTCL_S1	SERDES1								SERDES2								Per Lane PLL Map
	A	B	C	D	E	F	G	H	A	B	C	D	E	F	G	H	
AA	PCIE3								PCIE4								1111 1111
																	1F1 1111
																	PCIE1
																	PCIE2
																	1111 2222

<Variant Name>


	Project <b>ACB_0001_0</b>	
	Creation Date	Last modify date
Designed by:	Controlled by:	Page title
PCB Code	BOM file	EC&SD
		approved by:
		Monday, August 10, 2020
		Sheet 9 of 45
		REV. 0
		Format A3

Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2


# T2080 USB INTERFACE



<Variant Name>

		Project <b>ACB_0001_0</b>		
Creation Date	Last modify date	Page title USB		
Designed by: Tuesday, August 11, 2020	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 10 of 45	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

### HUB USB



KB CONTROLLER


WLAN M2


M2 LTE


Card Reader

<Variant Name>


		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title USB HUB	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 11 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			




		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title KEYBOARD	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 12 of 45	REV. 0
Format A3			
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			




<Variant Name>

		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title KB_LED_AND_LED		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 13 of 45	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2				


# T2080 DUART and I2C DEVICE INTERFACE



<Variant Name>


		Project	
		<b>ACB_0001_0</b>	
Creation Date	Monday, August 10, 2020	Last modify date	Page title
Designed by:		Controlled by:	approved by:
PCB Code	BOM file	Sheet 14 of 45	REV. 0
		Format	A3

Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2




		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title WRAPPER	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 15 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware License v1.2			

# T2080 POWER SUPPLY




<Variant Name>


		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title PROC PWR1		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 16 of 45	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2				




# T2080 POWER SUPPLY (cont.)




<Variant Name>


		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title PROC PWR2	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 17 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

# T2080 GROUND




<Variant Name>


		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title PROC GND		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet18 of 45	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2				





**Strapping Pins**



**Strapping Pin**



**Strapping Pins**




<Variant Name>


		<b>Project</b> ACB_0001_0	
<b>Creation Date</b> Friday, August 17, 2018	<b>Last modify date</b> Monday, August 10, 2020	<b>Page title</b> EC1 PHY	
<b>Designed by:</b> <Author>	<b>Controlled by:</b> <Checked by>	<b>approved by:</b> <Approved by>	
<b>PCB Code</b>	<b>BOM file</b>	Sheet 19 of 45	REV. 0
		Format	A2

Copyright (C) 2018-2020, Power Progress Community. Hardware License is CC BY-NC-SA. Software License is CC BY-NC-SA.


# Gigabit Ethernet










# Led Ethernet Buffer





<Variant Name>

	Project		
	ACB_0001_0		
Creation Date	Last modify date	Page title	
Friday, August 17, 2018	Monday, August 10, 2020	ETHERNET CONN	
Designed by:	Controlled by:	approved by:	
<Author>	<Checked by>	<Approved by>	
PCB Code	BOM file	Sheet 20 of 45	REV. 0
		Format	A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			


# MagniPlus -SATA Interface



(Optional clk source: Oscillator)




		Project <h2>ACB_0001_0</h2>	
Creation Date Tuesday, June 18, 2013	Last modify date Monday, August 10, 2020	Page title SATA CONTROLLER	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 21 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			



<b>PPC</b> Power Progress Community		Project <b>ACB_0001_0</b>	
Creation Date Friday, November 30, 2018	Last modify date Monday, August 10, 2020	Page title SATA CONNECTOR	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 22 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2		Format A3	




**Note:**

- Every Power trace (3.3V, Dual, 1.05V, A3.3V, 3.3V, 3.3VAUX, 12V, 5V, VCCCH1-4) should be broad.
- 2nd layer of this entire circuit should be grounded.
- Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
- Capacitors C100-116 should be located next to U1, and connected to GND tightly – by tracing shortly and broadly.
- For signal traces, routing priority is as follows;  
USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
- At any crossing for every trace except ground, sufficient area of ground plane between each other should be put.
- Follow the basic of transmission trace pair when routing any signal trace.  
-> Remove any impairment or discontinuity.  
-> Keep same length by each other.  
-> Keep same width and spacing.
- The differential impedance of nominal value is as follows.  
-> USB 3.0 / 2.0 --- 90ohm  
-> PCI express Gen 1,(2,5GT/s) --- 100ohm PCI express Gen 2,(5GT/s) --- 85ohm  
PCB trace impedance would be a non-continues value by its design rules.  
The differential impedance adopt the nearest value that can be manufactured at PCB  
For more information please refer to 'USB3.0 Board Design Guide' in design kit.




Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title USB3 CONTROLLER
Designed by:	Controlled by:	approved by:
PCB Code	BOM file	Sheet 23 of 45 REV. 0
		Format A2


Copyright (C) 2018-2020, Power Progress Community, Hardware License is CC BY-NC Open Hardware License v1.2




-<Variant Name>-


		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020		Last modify date Page title USB3 PORTS	
Designed by:		Controlled by: approved by:	
PCB Code	BOM file	Sheet 24 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			





<Variant Name>

		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title ETHERNET_CARD		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 25 of 45	REV. 0	Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				



DOWN\_STREAM\_PORT

Port1: lane4-7

Port2 : Lane 8





Port3: Lane 9

Port4: Lane 10

Port5: Lane 11

UPSTREAM PORT:

Port0: lane 0-3




BIT	Binbus Address
0	0x1015
1	0x1016
2	0x1017
3	1
4	0
5	1
6	1
7	0


<Variant Name>		Project	
		ACB_0001_0	
Creation Date Tuesday, June 25, 2013	Last modify date Monday, August 10, 2020	Page title PCIE BRIDGE	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 26 of 45	REV. 0
			Format A2


Copyright (C) 2014-2020, Power Progress Community, Hardware License is CC-BY Open Hardware License v1.2

## M2 WLAN+BT PCIex1 CONNECTOR





<Variant Name>

		Project		ACB_0001_0	
Creation Date		Last modify date		Page title	
Friday, December 28, 2018		Monday, August 10, 2020		M2.WLAN CONNECTOR	
Designed by:		Controlled by:		approved by:	
<Author>		<Checked by>		<Approved by>	
PCB Code		BOM file		Sheet 27 of 45	
				REV. 0	
				Format A3	
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2					






## M2\_PCIe Load Switch Componente lato bottom


**NOTE:**  
 This design assumes a normal loading on the MPCIE\_3V3 rail of up to 1A. PF0100 SW2 can supply a maximum of 2A current. If more than 1A loading is desired, the designer must consider other load on the GEN\_3V3 rail and depopulate other loads to allow additional loading on the MPCIE\_3V3 rail. The MPCIE\_1V5 rail is allowed a maximum of 100 mA.




<b>PPC</b> Power Progress Community		Project <b>ACB_0001_0</b>	
Creation Date Friday, December 28, 2018	Last modify date Monday, August 10, 2020	Page title 3G/LTE MODEM	
Designed by: <Author>	Controlled by: <Checked by>	approved by: <Approved by>	
PCB Code	BOM file	Sheet 28 of 45	REV. 0
			Format A3
Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2			



### 1.0V Decoupling Capacitors




### 3.3V Decoupling Capacitors






<Variant Name>




		<b>Project</b> ACB_0001_0	
<b>Creation Date</b> Monday, August 10, 2020	<b>Last modify date</b>	<b>Page title</b> PCIE BRIDGE POWER	
<b>Designed by:</b>	<b>Controlled by:</b>	<b>approved by:</b>	
<b>PCB Code</b>	<b>BOM file</b>	Sheet 29 of 45	REV. 0
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			




<Variant Name>		
<b>PRG</b> Power Progress Community		Project <b>ACB_0001_0</b>
Creation Date Monday, August 10, 2020	Last modify date	Page title MMX_PCIE
Designed by:	Controlled by:	approved by:
PCB Code	BOM file	Sheet 30 of 45 REV. 0 Form A2
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware License v1.2		



		Project <b>ACB_0001_0</b>	
Creation Date	Monday, August 10, 2020	Last modify date	Page title
Designed by:		Controlled by:	approved by:
PCB Code	BOM file	Sheet 31 of 45	REV. A
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			




<Variant Name>

		Project		
		Creation Date Monday, August 10, 2020	Last modify date	Page title I2C WRAP
Designed by:		Controlled by:		approved by:
PCB Code	BOM file	Sheet 32 of 45	REV. 0	Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				







**EXTERNAL JACK**




**EXT MIC IN**




**INTERNAL SPEAKERS**




# SYSTEM CLOCK GENERATORS



<Variant Name>


		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020		Last modify date	Page title CLOCK 1	
Designed by:		Controlled by:	approved by:	
PCB Code		BOM file	Sheet 35 of 45	REV. 0
Format A4				
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

# SYSTEM CLOCK GENERATORS (cont.)




-Variant Name-		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title CLOCK 2	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 36 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			


# T2080 CORE POWER CONVERTOR



<Variant Name>




		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title CORE PWR		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 37 of 45	REV. 0	Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

# SYSTEM POWER CONVERTORS





-Variant Name-		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title OTHER PWR1	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 39 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware License is CERN Open Hardware Licence v1.2			

# SYSTEM POWER CONVERTORS (cont.)




<Variant Name>

		Project <b>ACB_0001_0</b>		
		Creation Date Monday, August 10, 2020	Last modify date	Page title OTHER PWR2
Designed by:		Controlled by:		approved by:
PCB Code	BOM file	Sheet 40 of 45	REV. 0	Format A4
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				




12V 8A

<Variant Name>



		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title MAIN POWER	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 41 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			





CURRENT SETTINGS				VOLTAGE SETTINGS	
CURRENT	I1LM	R7	LI	VOLTAGE	VLIM
1.023A	0 OHM	0.1 OHM	40uH	8.438V	0 OHM
2.046A	10K	0.05 OHM	20uH	12.646V	10K
3.069A	33.2K	0.025 OHM	10uH	16.870V	33.2K
N/A	N/A	N/A	N/A	21.062V	100K
4.094A	OPEN/VDD	0.025 OHM	10uH	32.758V	OPEN/VDD

● DEFAULT VALUE




<Variant Name>

		Project <b>ACB_0001_0</b>	
		Creation Date Wednesday, August 08, 2018	Last modify date Monday, August 10, 2020
Designed by: -<Author>	Controlled by: -<Checked by>	approved by: -<Approved by>	
PCB Code	BOM file	Sheet 42 of 45	REV. 0 Format Custom


Copyright (C) 2018-2020, Power Progress Community. Hardware License is CERN Open Hardware Licence v1.2

# SYSTEM POWER INPUT




-Variant Name-		Project <b>ACB_0001_0</b>	
Creation Date Monday, August 10, 2020	Last modify date	Page title PWR IN	
Designed by:	Controlled by:	approved by:	
PCB Code	BOM file	Sheet 43 of 45	REV. 0 Format A3
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2			

<Variant Name>

		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title MECANICAL		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet of	REV. 0	Format B
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				

# CHANGE LIST

<Variant Name>

		Project <b>ACB_0001_0</b>		
Creation Date Monday, August 10, 2020	Last modify date	Page title CHANGE LIST		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 45 of 45	REV. 0	Format B
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2				