





S288



LS373



LS373




PAL 10L8


SWREG
RDY489



P36 NC
MISC NC

AS
READ
WRITE
READSW
CE489
RESET





14 - NC SYSCLK
13 - NC BUSRD







- +5 → P1-A
- GND → P1-Z
- +12 → P1-B
- 12 → P1-2



NEW PAL (Random Logic New)

PAL Design




FIGURE 3-42. Logic Diagram, PAL10L8.

Programming Format PAL10L8
 PATTERN: _____ NAME: _____
 PRODUCT TERMS (0-63) _____
 DATE: _____

The 74S288 PROM divides the Z8's 64K address space into 32 2KByte chunks. Each PROM output line is used as a Chip Enable for a different memory chip.

ROM 129 is programmed for 2 4K (e.g. 2732) EPROMs in low memory, 2 2K EEPROMs, 3 2K RAMs, and the baud rate switches. Output lines are assigned as follows:

D01 (LSB)	Switch Register
D02	High RAM
D03	Middle RAM
D04	Low RAM
D05	High EEPROM
D06	Low EEPROM
D07	High EPROM
D08 (MSB)	Low EPROM

ROM 129 is programmed as follows:

ROM Loc	Processor locs(hex)	Data	ROM Loc	Processor locs(hex)	Data
0	0000-07FF	FF	16	8000-87FF	F7 (Low RAM)
1	0800-0FFF	FF	17	8800-8FFF	FB (Mid RAM)
2	1000-17FF	7F (Low EPROM)	18	9000-97FF	FD (Hi RAM)
3	1800-1FFF	7F (Low EPROM)	19	9800-9FFF	FF
4	2000-27FF	BF (Hi EPROM)	20	A000-A7FF	FF
5	2800-2FFF	BF (Hi EPROM)	21	A800-AFFF	FF
6	3000-37FF	FF	22	B000-B7FF	FF
7	3800-3FFF	FF	23	B800-BFFF	FF
8	4000-47FF	FF	24	C000-C7FF	FF
9	4800-4FFF	FF	25	C800-CFFF	FF
10	5000-57FF	FF	26	D000-D7FF	FF
11	5800-5FFF	FF	27	D800-DFFF	FF
12	6000-67FF	FF	28	E000-E7FF	FF
13	6800-6FFF	FF	29	E800-EFFF	FF
14	7000-77FF	DF (Low EEPROM)	30	F000-F7FF	FF
15	7800-7FFF	EF (Hi EEPROM)	31	F800-FFFF	FE (Switch)

- 1 -NC-
- ✓ 2 -12
- ✓ 3 SI
- ✓ 4 RESET
- ✓ 5 P20
- ✓ 6 P22
- ✓ 7 P24
- ✓ 8 P26

- 9 DATA0
- 10 DATA2
- 11 DATA4
- 12 DATA6
- 13 READ
- 14 SYSCLK
- 15 TTYSEL
- 16 (RSVD)
- ✓ 17 TIP
- 18 (ADDR6)
- 19 ~~ADDR~~ (ADDR4)
- 20 ADDR0
- 21 ADDR0
- 22 -NC-

- ✓ A T5
- ✓ B T12
- ✓ C S0
- ✓ D DSR
- ✓ E P21
- ✓ F P23
- ✓ G P25
- ✓ J P27

- K DATA1
- L DATA3
- M DATA5
- N DATA7
- P WRITE
- R INTREQ
- S SPCHSEL
- T (RSVD)
- ✓ U RING
- V (ADDR7)
- W ~~RING~~ (ADDR5)
- X ADDR3
- Y ADDR3
- Z GND

CPU Board I/O Assignments

LS245 DIR=0 → B to A
 1 → A to B
 so A is CPU side



