STUADO

Steve Toner (solo) Fall 1978 Course 6.112 term project

Abstract

STUPID (Simple Twelve-bit Unadorned Programmed Instruction Decoder) is a twelve bit microprogrammed single address, single accumulator computer which does not resemble the PDP-8.

Introduction & Overview

The STUPID instruction set closely resembles that of the "Little Man Computer" of 15.564. Instructions have a 4-bit op code and 8-bit address. STUPID is a binary machine, while the Little Man Computer is a decimal machine. The STUPID instruction set is (all numbers in hexadecimal):

ØØØ - HALT

1XX - ADD: Add the contents of memory location XX to the AC

2XX - SUB: Subtract the contents of location XX from the AC

3XX - AND: Logical bit-wise and (XX) with AC

4xx - OR: Logical bit-wise or (XX) with AC

5XX - CLEAR: Clear memory location XX

6XX - ISZ: Increment XX and skip the next instruction if the result = Ø

7XX - DSZ: Decrement XX and skip if result=0

8XX - LOAD: Load the AC with the contents of XX

9XX - STORE - Deposit the AC in location XX

AXX - HANG: Hang the processor

BXX - BRANCH: Branch to location XX

CXX - BZ: Branch if $(AC) = \emptyset$

DXX - BN: Branch if (AC) <0

EXX - BP: Branch if (AC)>Ø

FØX - NOP*

FlX - GCHAR: Read a character from the TTY

F2X - PCHAR: Type the character in AC on the TTY

F3X - RSWR: Read contents of switch register into AC

F4X-FFX - NOP

These are "reserved for future expansion"

The address space of STUPID is only 8 bits and there is no indirect addressing.

There are 5 registers in the STUPID machine: AC. PC. MAR. There is also a switch register (SWR) and Teletype out (TTY) "register". AC is the accumulator, where all arithmetic and logical operations leave their result and through which all I/O is performed. PC is the program counter, which functions in the obvious way. MAR is the memory address register, which holds the memory address for all reads from and writes to memory. is the memory buffer register, which receives the data which is read out of memory (and so is a "read only" register). MWR is the memory write register, which holds the data which is to be written into the location specified by the MAR. It is a "write only" register. A block diagram of the system is shown in figure The MBR appears on both the A and B busses, as when we do an "ADD" we will read the value to be added to the AC into the MBR, and then add this to the AC. Therefore the MBR must be on the B But it must also be on the A bus, because we need to be able to add or subtract one from it when doing an ISZ or DSZ. The 74181 ALU gives A plus 1 and A minus 1 directly, but not B plus 1 or B minus 1.

The STUPID control box is microprogrammed. The microcode instruction format is shown in figure 15. There are three types of operations: ALU operations, which move data between registers; branch operations, which control the microprogram

sequencing; and "OP"s, which include everything not covered by the ALU and branch operations. These (OP) operations include reading from memory, writing to memory, dispatching on op code and lighting the "magic mode" light.

The STUPID microcode

The microcode for STUPID is included in Appendix A. Operation is fairly straightforward. When the RESET button is pressed, the microprogram sequencer is cleared and the micro instruction register is set to zero. This assures that the microcode starts at location \emptyset (a micro instruction of \emptyset = br \emptyset) At this point the magic mode switch is checked. If it is set, STUPID runs some simple diagnostics. If one of these diagnostics fails, the machine will hang and an address will be displayed in the micro pc lights. Appendix B lists all possible hangs and possible causes for each. If the diagnostics run through without error, STUPID examines the location specified by the SWR and displays it in the AC lights. If the data in this location is to be changed, the new value can be set into the SWR at this point and START pressed. STUPID will deposit the SWR data into the location and increment the PC (In magic mode the PC always shows the current location - that location which will be modified if START is pressed). The new location is displayed and can be modified as before. At this point, if the magic mode switch is turned off, or if it is not on when RESET is pressed, STUPID waits for START to be pressed. When START is pressed, the SWR is loaded into the PC and instruction execution begins. instruction is fetched, and STUPID dispatches on the op code to the routine which does the particular instruction. That's all there is to the microcode. The only instructions which are not entirely straightforward are ISZ, DSZ and the instructions with

op code F. ISZ and DSZ must test to see if the result of the increment or decrement is zero. Since the MWR is a write only register, it cannot be tested for zero without a lot of special logic. Therefore, ISZ and DSZ do a simultaneous write and read when writing the result back. This puts the result in the MBR which can be tested. But the =0 signal comes from a flip flop which is set only on ALU operations (see figure 2), so isn't it still valid after a write? Yes, but sometimes we don't see the obvious until it's too late. The =0 condition started out as a general A=B condition, but only result=0 was ever used, so it became =0 (the original idea was to use the A=B output of the ALU, but as it turns out that signal is only valid if the right operation is specified, so that got the "deep six" as they say.) the op F instructions, the second nibble indicates the particular instruction. It is necessary to dispatch on this value, so it must be put into the high order 4 bits of the MBR (where DISP gets its argument). This is accomplished by putting it in the AC and shifting left 4 bits. The original value of the AC is saved in location Ø and read back if the instruction does not put a new value in it (GCHAR, RSWR). Since the instruction bits must be in the MBR to do a dispatch, the shifted value is written into location FF and read back (simultaneously, to save time). Thus, locations 00 and FF should not be used by a program. This awfulness could be alleviated somewhat by adding some temporary registers to the machine, but space limitations dictate that this not be done.

The A and B busses are implemented as multiplexors - A a 4 input mux and B a 2 input mux (see figs 11 & 12). Bits 1 and 2 an ALU instruction specify which A input to select. Similarly, bits 3 and 4 specify the B input. Two bits here allow for easy expansion, and in fact B, is already defined to be the TTY in register. Space constraints limit B to be a 2-input multiplexor, however. Each ALU operation also specifies the carry and function in bits 5-10. These are fed directly to the appropriate inputs on the ALU card (see figure 2 for ALU). This means that a carry in of 1 is specified by a Ø in bit 5, since the MSI 181 has inverted carry signals. The destination register is specified by bits 11-15. Each output register has a bit associated with it, though three bits could be used and these three bits decoded to one of 8. But a decoder is another card and ROM bits are free, provided we don't use more than 16 of If the machine were to be expanded to include an index register or other registers, the decoding scheme would have to be The destination bit is NANDed with (BIT \emptyset $\overline{\phi}_2$) to give the clock input to the MSI 161, which is used for all these registers (except TTY). (see figs 3, 4 & 10) BIT0 tells it that this is an ALU operation, so that bit which looks like a destination bit really is. The two phase clock (see figure 5) is used because the 74161 counter uses master-slave flip flops, and the load input cannot change when the clock line to these is low. fore, the micro sequence counter is incremented/loaded on the leading edge of ϕ_2 (see figure 14 for ϕ_1 , ϕ_2 timing) and the ROM outputs (which are what cause the load line to change)

clocked into a register on the leading edge of ϕ_1 . This assures that the sequencer's load line changes only when its clock line is high. Since the data at the ALU outputs is valid sometime after ϕ_1 until the next rising edge of ϕ_1 , $\overline{\phi}_2$ is as good as anything to clock the registers. I am not convinced that the 2-phase clock is necessary, but since the LSI 1702 outputs can drive only 1 load, there has to be something buffering them. The two-phase clock is safe (like it works, so don't knock it). The question is whether the output of the 1702 glitches (can BITO go \emptyset ->1->0, for example?) when a new address is selected. I don't know, so I assume the worst.

Branches are implemented by putting the inverted value of the condition on the load line of the micro sequencer and the branch address on the data inputs. On the next rising edge of ϕ_2 , the counter will be loaded with the address if the condition was true. Simple. The condition bits (BIT2-4) address a multiplexor and if BIT0=BIT1=0, the condition (inverted) is let through (see figure 1). Otherwise (no branch), the load line is held high so the counter will incremented.

OPs are decoded by detecting BIT0=0, BIT1=1 (actually BIT0=0 and not BR). This signal is ANDed with the appropriate bit to decode the instructions. This causes a timing problem on a WRITE (you should now be looking at figure 6). Since OP must go through 2 NOR gates, it is delayed from the write signal, which comes directly from BIT15. Thus, if a READ is followed by an instruction which happens to have BIT15 set, BIT15 comes on, OP

is delayed by a couple of gate delays and w goes low, which makes the memory think it supposed to do a write. To fix this problem, gate delays are put on BIT15 (the *'d guys in figure 6) so that it cannot change until after OP has changed. Crude but effective.

A dispatch also causes a branch, so causes the load input of the sequencer to go low. However, this time the address comes only partly from the instruction. The low order 4 bits are specified by the high order 4 bits of the MBR. Only the high order 4 bits of the address are specified by the dispatch instruction.

The Memory

The basic memory box is the same one used in the memory dumper/loader (saves plugging wires if I just use what's already there - there's no point in reinventing the world when you've got something that works...). It is shown in figure 9. Each memory operation (read or write 4 bits) takes 7 clock cycles (memory timing shown in figure 13). If the mwrite line is high, the T/w line will go high during states writel-write4. Otherwise (on a read) T/w is held low. The memory is controlled by a shift register in which a single 1 is shifted right 1 bit on each clock pulse. 574 flip flops were used to construct this shift register, as they can be cleared or set asynchronously, so resetting the register to the idle state can be accomplished painlessly. The register is set to 100000 (leftmost bit corresponds to leftmost FF in figure 9) whenever the RESET button is pressed (as

will hopefully be done on power-up, when the states of the flip flops are unknown). Since the 574 outputs change from L->H faster than H->L, the T/w line cannot glitch, which might otherwise cause problems when writing. To read a word (4 bits) from the memory, an address is put on the addr lines and mread is brought high. When resetr/w transitions from H->L, the data on the read data lines is valid. resetr/w is normally used to clock the read data into a register. A write is done by setting up the address and the data to be written and raising mwrite. mread and mwrite must stay high at least until the shift register leaves the idle state. The rising edge of resetr/w may be used to clear mread and mwrite.

STUPID words are 12 bits long, which means that we must read or write 3 4-bit words for each STUPID word (this is necessary because of the restriction of 1 LSI 2102 per person). The memory controller shown in figure 6 accomplishes this monumental task. When a read instruction is executed, r goes low. This clears the A and B flip flops and sets the mread FF. The r signal is NANDed with memdone to assure that the clock signal changes after memdone goes high - otherwise the clock transition would be lost. Setting mread causes the memory to read a single 4-bit word as described above. resetr/w is used to clock the A and B flip flops, which count in the sequence 00, 10, 11, 01 (AB). On the 00->10, 10->11 and 11->01 transitions, the read data is latched into the MBR (see figure 7). This means that the read data must stay valid until it can be latched. The LSI 1702 data is valid

for about 100 nsec after the address change, which is plenty of time. In state 01, memdone is asserted and this clears mread. Q_A and Q_B are used as the low order 2 bits of the memory address. A write is similar to a read in the way it clears the A and B FFs and sets mwrite. This time, however, Q_A and Q_B are used to select which nibble of the MWR to apply to the write data lines (see figure 8).

ALU


The ALU is a standard 74181 and the microcode specifies the carry in, M and $S_{\emptyset}-S_3$, so any cf the ALU functions may be used. Table 1 in figure 16 shows the possible ALU functions.

Rack Layout

The rack layout is shown in figure 99. It didn't fit in a single rack. Figure 99a shows the various lights and switches used...

Summary and conclusions

Well, it works. A demonstration program (which uses all the STUPID instructions except the NOPs, GCHAR and HANG) is included in Appendix C. Read the comments for documentation. At this point, many possible improvements and modifications cry out to be considered. STUPID has a teletype for output, but only a switch register for input. How about adding a TTY in? Originally it appeared that this would require extending the B bus by using 4 input multiplexors instead of 2. However, looking at it now (that it's too late), I see that the zero input on the B bus is The ALU has functions A, A plus 1, etc, which do not require B to be zero, and the A=B instruction was changed to =0. So the TTy in register could replace the zero "register" on the B bus. Once this was done, the microcode could be changed to allow memory to be loaded from a paper tape in the TTY reader. would make life much easier for the poor soul who has to load a program into memory. Since A=B was changed to =0, the microcode could also be changed so that it doesn't do unnecessary comparisons with zero. Or, since no register has to be specified to receive the result of an operation, the zero comparison could be done by complementing the register which is being tested, specifying no destination, and using the A=B outputs of the ALU instead of the NOR gates that are there now. One way saves time, the other hardware. Other possible changes include changing the instruction set to allow indirect addressing (no change in the hardware is necessary to allow single level indirection - just some instructions would have to be thrown out) and, if somebody were to decide that he actually wanted to use this (STUPID) machine for something, he might want more memory and more than one I/O device. There are 4 bits which are unused in the GCHAR and PCHAR instructions - these could be turned into more general DATA IN and DATA OUT instructions with the low order 4 bits specifying the device. More condition branching might have to be added to the micro machine to allow this. Finally, what about the HANG instruction and all those NOPs? Some intelligent person ought to be able to come up with something to do with them. Right now they're not very useful.



Egyar 2 ALU




Figure 3
Accumulator, MWR







Figure 4
Program Counter, MAR







COUNT	SEQUENCE
A	8
0	0
1	0
ŧ	1
0	1





Figure 6 Memory Control



<u>Figure 7</u>
Memory Buffer Register




Figure 8





Figure 10
TTY







Figure 11

A Multiplexor



France 12

B Multiplexor

जगर हैं।	हरूत	•	-	1 4	iŁk	-	1	11:1	1111	77.		in.	. 11:17	e lee		-	n i		TO LE		1		T : : : :	1111	1::::		TTT.	T+++	·	
				/- ;	100- AC	4																								
CLK						1		1			\int	L	1	L		1		L			Γ	-								
writ	<u>e1</u>					4: -	1						; <u>-</u>]=							1			11111		LLLII.			
					<u> </u>											1 27 1	<u> </u>			111		1::::		1111			+			
CK1	7.1	13	-			J	L]	L		L		L		L		L		L	$\int_{-\infty}^{\infty}$										
idle			1	1,.		*:	-	1.:									-	<u> </u>		, i]				-	1111			* * * *
					:		Ī																							
wait1	•		- !			1 :			L	1 .								1.11	1					, 1						
write	4			-			-				1	1																		
	1								_ ل _												1 - 1 1									
write	2				:								L				:													
ا ا	2					· -				1			-]	1				<u>175.</u> 175.	<u> </u>	<u> </u>		H ### E . I + -						- - - - - -
write		-]		-															1
write	4	_				1	1									1													-	
wait 2	i	•						-	ļ		ļ	-			-					<u> </u>		-		121						<u></u>
Wait					;				1		j			i :		:	j .	1	<u> </u>	:		· -								-
r/w		!					1				1					ļ							-		† : ;					
					į		į				<u> </u>		<u></u>						; [!						- : : : : : : : : : : : : : : : : : : :				
		- -	4.		_1`							<u> </u>	L			T			l	Ī							11.1 1.1.1			· .=
			!						-																					
			_						7	fick	\$ <	t <	8	tic	` ک															-
			+																											
										F	gvr	e l	3																	
-			_ .						M	emo	γ	W	rit	e	z y	cle	ti	mir	29	-						· · · · · · · · · · · · · · · · · · ·				
					· . :						-																Fil			
					****				ļ												: 1 : : : : : : : : : : : : : : : : : :									
	: } .	-		i			-			-		1																		
				_								ļ					-												+	






Figure 14 p, p. Timing





BRANCH instructions:




000 = TRUE - Always branch

001 = DR - Branch if no TTY character received 010 = TOE - Branch if TTY output buffer not empty

011 = MEMBEUE - Branch if memory read/write not finished 100 = START - Branch if START button not pressed 101 = SS - Branch if Magic Mode switch not set 110 = ACCO - Branch if (AC) (AC) (AC) (1)

111 = =0 - Branchif last ALU operation produced a zero result

OP instructions:



TYPES SN54181, SN54LS181, SN54S181, SN74181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

description (continued)

ull

ve

he ed

be

dH

en

de

S1,


ns, gic t a R,


to

ALU Signal Designations

The '181, 'LS181, and 'S181 can be used with the signal designations of either Figure 1 or Figure 2.

The logic functions and arithmetic operations obtained with signal designations as in Figure 1 are given in Table 1; those obtained with the signal designations of Figure 2 are given in Table 2.






ra	1

SELECTION	<u> </u>	ACTIVE HIGH DATA						
\$3 \$2 \$1 \$0	LOGIC	M · L: ARITHM	Cn = L					
	FUNCTIONS	(no carry)	(with carry)					
L L L H L H L H L H L H L H L H L H L H	F · A · B F · A · B	F. A PLUS AB F. A PLUS AB F. A PLUS AB F. A BI PLUS AB F. A B MINUS 1 F. A PLUS A F. (A · B) PLUS A F. (A · B) PLUS A	F - A PLUS 1 0 F - IA + 81 PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - A PLUS AB PLUS 1 F - A PLUS AB PLUS 1 F - A PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - A PLUS AB PLUS 1 F - A PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1 F - IA - 85 PLUS AB PLUS 1					

SELECTION		ACTIVE LOW D	DATA
	M = H		METIC OPERATIONS
53 52 51 50 F	LOGIC UNCTIONS	C _{rt} = Ł (na carry)	C _n = H (with carry)
L L H H I I I I I I I I I I I I I I I I	- AB	F - A MINUS 1 F - AB PLUS (A - B) F - AB PLUS (A - B) F - A MINUS B MINUS 1 F - A + B F - A PLUS (A - B) F - A PLUS (A -	F - A F - AB F - AB F - AB F - ZERO F - APLUS (A - B) PLUS 1 F - AB PLUS (A - B) PLUS 1 F - APLUS (A - B) PLUS 1 F - APLUS (A - B) PLUS 1 F - APLUS (A - B) PLUS 1 F - AB PLUS (A - B) PLUS 1 F - APLUS APLUS 1 F - AB PLUS APLUS 1

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

383






Figure 18
STUPID block diagram

CHESTER SYSTEMS LAG

	esero i	6. (6)	Chieco	,, (3 W	, ,	Tiblian		üm.	45 X	St #	interviel.	9 20	· ·	e iv	4 6	Rose	w73		F-Care	iğ e	محرة الأ	ناب . ا
												Cores Cores			At								
FUNCTION	C	0	N	Τ	R	0	L	CLOCK	DISTATION MUK	A	L	V		A	M	U	X		Вм	νχ	SWITTCH REG	ناد	
BOARD #	NST ISI	SID	MSKIBI	151 1702	7021 757	MST 161	MSI [6]	MSI 122	MSK 157	MSI 181	MSE 181	MSE 181	MST 153	MSI 153	MSR 153	MSE 153	MSI 153	M6I 153	MSE 157	MSIISZ	SWFTCHES	MST 161	RAIL
	Α	B	©	D	Ε	F	(G)	H) I	J	K	L.	М	N	0	Р	Q	R	S	T	0	V	
FL STION	Μ	E	Μ	0	R	Y	M	₿	R	GROK	Мы	Ravx	Wh	٩	A	0	AC DESPLAY	meerd, murile, 20	Rindom	MAGIC MODE	MAR	PC,MAR DISPLAY	•
BOARD #	4500	574	200	600A	525	LST 2102	575	575	\$25 at \$2	FOI ISM	MST 153	MSL 153	MSE 161	MST 161	MST 161	MSE 161	(CELHTS)	hts.	500	Switchluchis	MSI 161	NUMBERS	PATE
	®	(1)	0	((Ē)	F	(Ħ	I	J	K	L	M	N	0	0	0	(3)	(5)	Œ) (T	0	
FUNCTION	MICRO-INSTRUCTION	2	2-phase clack gen	=0 defect	=0 dotect	Charles	TYOUT	Carolen	Gate delaris	Triff dental profession was not the selection of the sele					- Company of the Comp								
BOARD #	LTTES(LED)	Gas	hes	20	E21	975	LOV.	17.4	(32	A STATE OF THE PARTY AND ADDRESS OF THE PARTY ADDRESS OF THE PARTY ADDRESS OF THE PARTY AND ADDR	and of the party of the contract of the contra		A Charles of the Char				The same of the sa						RAIL
•	A	В	С	D	Ε	F	G	Ħ	I	J 7	к 397	L	! 4	? 7	9 647 75	P 70 9	Q	R 71	s F9	T -	!! Figu	re 99	_

Figure 999 STUPID display

```
: STUPID microcode
                                 ; Magic mode?
00 2802
                  bnss .+2
         gnorf:
01 0090
                  br test
                                       Yes! Go load memory
                                   ;
02 2002
                  bnstart .
                                       No. Wait for START
         wait:
Ø3 F7E8
                  pc<-swr
                                   ; Start at addr in switches
04 0009
                  br inst
          ; Get next instruction and execute it:
                  bnss inst
05 2809
         next:
                                  ; Single stepping?
06 2008
                  bnstart .+2
                                       Yes - make sure START is off
                                  ; It wasn't
07 0006
                  br .-1
                                 ; Now wait for him to press it
08 2008
                  bnstart .
                  mar<-pc
Ø9 B7C4
        inst:
                                  ; Get the instruction
ØA 4002
                  read
ØB BØØ8
                  pc<-pc+1
                                  ; Get ready for next
ØC 18ØC
                  bmnr .
                                 ; Now wait for the bloody thing
ØD 6010
                  disp 10
                                  ; Dispatch on op code
                  br .
ØE ØØØE
                  br .
ØF ØØØF
                                  ; Bad news
10 00E0
                 br halt
                                  ; OP \emptyset = HALT
11 0027
                 br add
                                  ; OP 1 = ADD mem to AC
12 ØØ2C
                 br sub
                                 ; OP 2 = SUBtract mem from AC
13 ØØ31
                 br and
                                 ; OP 3 = AND mem with AC
14 ØØ36
                 br or
                                  ; OP 4 = OR mem with AC
15 ØØ3B
                                 ; OP 5 = CLeaR mem
                 br clr
16 0040
                 br isz
                                 ; OP 6 = Inc mem, Skip if result=0
17 ØØ4B
                 br dsz
                                  ; OP 7 = Dec mem, skip if result=\emptyset
18 ØØ56
                 br load
                                  ; OP 8 = LOAD AC from mem
19 ØØ5B
                                  ; OP 9 = STORE AC in mem
                 br store
                                  ; OP A = HANG
lA ØØlA
                 br .
1B ØØ6Ø
                 br branch
                                 ; OP B = Branch to mem
1C ØØ62
                 br bz
                                 ; OP C = Branch if (AC) = \emptyset
1D ØØ65
                 br bn
                                  ; OP D = Branch if (AC) < \emptyset
1E ØØ67
                                  ; OP E = Branch if (AC) > \emptyset
                 br bp
1F 97E1
                 mwr<-ac
                                 ; Op F = Special functions (like I/O)
20 9664
                 mar<-0
21 4001
                 write
                                  ; Save AC in location Ø
22 D59Ø
                 ac<-shift(mbr) ; Shift left 4 bits</pre>
23 9590
                 ac<-shift(ac)</pre>
                                  ; to get the operation
24 9590
                 ac<-shift(ac)
25 9590
                  ac<-shift(ac)</pre>
26 ØØ6D
                 br patch
                                  ; 00PS!
27 C7E4
         add:
                 mar<-mbr
28 4002
                 read
29 1829
                  bmnr .
2A 853Ø
                  ac<-ac+mbr
                 br next
2B ØØØ5
2C C7E4
         sub:
                 mar<-mbr
```

read

2D 4002

```
2E 182E
                   bmnr .
2F 80D0
                   ac<-ac-mbr
30 0005
                   br next
31 C7E4
                   mar<-mbr
          and:
32 4002
                   read
                   bmnr .
33 1833
                   ac<-ac&mbr
34 8770
35 ØØØ5
                   br next
36 C7E4
                   mar<-mbr
          or:
37 4002
                   read
38 1838
                   bmnr .
39 87DØ
                   ac<-ac!mbr
3A ØØØ5
                   br next
          clr:
3B C7E4
                   mar<-mbr
3C 8661
                   mwr<-Ø
3D 4001
                   write
3E 183E
                   bmnr .
3F ØØØ5
                   br next
40 C7E4
          isz:
                   mar<-mbr
41 4002
                   read
                   bmnr .
42 1842
43 DØØ1
                   mwr<-mbr+1
44 4003
                   write, read
45 1845
                   bmnr .
46 D7C1
                                     ; Compare
                   mwr<-mbr!0
                                     ; Result=0?
47 3849
                   b=\emptyset .+2
48 ØØØ5
                   br next
                                         Nope. skip the skip
                                     ;
49 BØØ8
                   pc<-pc+l
                                         Yes - skip next instr
4A ØØØ5
                   br next
4B C7E4
                   mar<-mbr
          dsz:
4C 4002
                   read
4D 184D
                   bmnr .
4E D5E1
                   mwr<-mbr-1
4F 4003
                   write, read
5Ø 185Ø
                   bmnr .
51 D7C1
                   mwr<-mbr!0
52 3854
                   b=\emptyset .+2
53 ØØØ5
                   br next
54 BØØ8
                   pc<-pc+1
55 ØØØ5
                   br next
56 C7E4
                   mar<-mbr
          load:
57 4002
                   read
58 1858
                   bmnr .
59 D7FØ
                   ac<-mbr
5A ØØØ5
                   br next
```

```
5B C7E4
                  mar<-mbr
         store:
5C 97E1
                  mwr<-ac
                  write
5D 4001
                  bmnr .
5E 185E
5F ØØØ5
                  br next
6Ø D7E8
         branch: pc<-mbr
                                   ; Simplicity personified
61 0005
                  br next
62 97DØ
         bz:
                  ac<-ac!Ø
63 3860
                  b=0 branch
64 0005
                  br next
65 3060
         bn:
                  bac<0 branch
66 ØØØ5
                  br next
67 3005
                  bac<0 next
                                   ; If <0 it can't be positive
         bp:
68 97DØ
                  ac<-ac!0
                                   ; If = Ø it's not either
69 3805
                  b=0 next
6A D7E8
                  pc<-mbr
                                   ; It's positive!!
6B ØØØ5
                  br next
6C ØØ6C
                  br .
6D 186D
                  bmnr .
         patch:
6E ØØCA
                  br pl
                                   ; Go figger out what instr is
6F ØØ6F
                  br .
         ; Dispatch table for OP F instructions
70 0080
                  br getbak
                                  ; FØX = NOP
71 ØØ85
                  br qchar
                                   ; FlX = Get char from TTY
72 ØØ88
                  br pchar
                                   ; F2X = Type (AC) on TTY
73 ØØC7
                  br rswr
                                   ; F3X = Read Switch register
74 ØØ8Ø
                  br getbak
                                   ; F4X = NOP
                                  ; F5X = NOP
75 ØØ8Ø
                  br getbak
76 ØØ8Ø
                                  ; F6X = NOP
                  br getbak
                                  : F7X = NOP
77 ØØ8Ø
                  br getbak
78 ØØ8Ø
                 br getbak
                                   ; F8X = NOP
                                   : F9X = NOP
79 ØØ8Ø
                  br getbak
7A ØØ8Ø
                 br getbak
                                  ; FAX = NOP
                                  ; FBX = NOP
7B ØØ8Ø
                  br getbak
7C ØØ8Ø
                  br getbak
                                  ; FCX = NOP
                                  ; FDX = NOP
7D ØØ8Ø
                  br getbak
7E ØØ8Ø
                 br getbak
                                  ; FEX = NOP
7F ØØ8Ø
                  br getbak
                                  ; FFX = NOP
8Ø 9664
                                   ; Get AC back from loc Ø
         qetbak: mar<-0
81 4002
                  read
                  bmnr .
82 1882
83 D7FØ
                  ac<-mbr
84 ØØØ5
                  br next
                                  ; Char in buffer?
85 Ø885
         gchar:
                 bnchr .
                                  ; Yes. Read it in
86 9F5Ø
                  ac<-tty
87 0005
                  br next
```

```
88 9664
         pchar:
                  mar<-Ø
                                    ; Get the char back
                  read
89 4002
8A 188A
                  bmnr .
                  ac<-mbr
8B D7F0
                                    ; Output buffer empty?
8C 108C
                  bnobe .
                                      Yes - send the char
8D 97E2
                  tty<-ac
8E ØØØ5
                  br next
                                    ; Yipe!!!!!
8F ØØ8F
                  br .
90 9670
         test:
                  ac<-Ø
                                    ; A little test to see if the machine
91 97C8
                  pc<-ac!0
92 3894
                  b=0.+2
                                    ; maybe possibly might work
93 ØØ93
                                    ; It don't.
                  br .
94 B7C4
                  mar<-pc!0
95 3897
                  b=\emptyset .+2
96 ØØ96
                                    ; pc is broken
                  br .
97 9661
                  mwr<-0
98 4001
                  write
                                    ; Location \emptyset = \emptyset
99 1899
                  bmnr.
9A 4ØØ2
                  read
                                    ; Hang here and memory is kaput
9B 189B
                  bmnr .
9C 87DØ
                  ac<-ac!mbr
                                    ; Did we read back a 0?
9D 38C5
                  b=0 gotcha
9E ØØ9E
                                    ; NO! memory is no good
                  br .
9F ØØ9F
                  br .
          ; Dispatch table for simple dispatch test
AØ ØØBØ
                                    ; Looks like disp might work
                  br ok
Al ØØAl
                  br .
A2 ØØA2
                  br .
A3 ØØA3
                  br .
A4 ØØA4
                  br
                  br .
A5 ØØA5
A6 ØØA6
                  br .
A7 ØØA7
                  br .
A8 ØØA8
                  br .
A9 ØØA9
                  br .
AA ØØAA
                  br.
AB ØØAB
                  br .
AC ØØAC
                  br .
AD ØØAD
                  br.
AE ØØAE
                  br
AF ØØAF
                  br.
BØ 9461
                                    ; Maybe the memory is stuck on zero
         ok:
                  mwr < - -1
B1 4001
                  write
B2 18B2
                  bmnr .
B3 4002
                  read
B4 18B4
                  bmnr .
B5 D750
                  ac<-mbr
                                    ; Is it negative?
B6 3ØB8
                  bac<\emptyset .+2
B7 ØØB7
                  br .
                                        No. Something's broken
B8 9010
                  ac<-ac+1
```

```
; Was it in fact -1?
                  ac<-ac!0
B9 97DØ
                                     well...?
                  b = 0 + 2
BA 38BC
                                        arrrrgh!
                  br .
вв бовв
                                   ;
                  ac<-ac+1
                                   ; Now try something with not all
BC 9010
                                   ; the nibbles the same
BD 97E1
                  mwr<-ac
                  write
BE 4001
BF 18BF
                  bmnr.
                  read
CØ 4ØØ2
C1 18C1
                  bmnr.
C2 D5FØ
                  ac<-mbr-l
                                   ; Looks maybe like it works
C3 38FØ
                  b=\emptyset exam
C4 ØØC4
                  br .
         gotcha: disp 10
C5 60A0
C6 ØØC6
                  br .
                  ac<-swr
                                   ; Read switches
C7 F7FØ
         rswr:
                  br next
C8 ØØØ5
C9 ØØC9
                  br .
CA 97E1
                  mwr<-ac
         pl:
                                   ; Need a location to write thru
CB 9464
                  mar < -1
CC 4003
                                   ; so we can get cpcode back into MBR
                  write, read
CD 18CD
                  bmnr .
                  disp 70
CE 6070
CF ØØCF
                  br .
         memlod: bnss halt
                                  ; Magic mode off?
DØ 28Ø2
                                       No - light the light
D1 4800
                  lite
D2 20D0
                  bnstart .-2
                                        and wait for 1 or the other
D3 B7C4
                  mar<-pc
                                   ; Deposit
                  mwr<-swr
D4 F7E1
D5 4001
                  write
D6 BØØ8
                  pc<-pc+1
D7 18D7
                  bmnr .
D8 20F1
                  bnstart displ ; /must unpress START
D9 ØØD8
                  br .-1
DA ØØDA
                  br .
DB ØØDB
                  br .
DC ØØDC
                  br .
DD ØØDD
                  br .
DE ØØDE
                  br .
DF ØØDF
                  br .
EØ 2002
         halt:
                  bnstart wait
                                   ; On HALT, must unpress START
El ØØEØ
                  br .-1
E2 ØØE2
                  br .
E3 ØØE3
                  br .
E4 ØØE4
                  br .
E5 ØØE5
                  br .
E6 ØØE6
                  br .
E7 ØØE7
                  br .
E8 ØØE8
                  br .
```

br .

E9 ØØE9

```
br .
EB ØØEB
EC ØØEC
                  br
                  br
ED ØØED
                  br
EE ØØEE
EF ØØEF
                  br
                                    ; Magic Mode: Examine loc in swr
                  pc<-swr
FØ F7E8
         exam:
F1 B7C4
         displ:
                  mar<-pc
                  read
F2 4002
F3 18F3
                  bmnr .
                                    ; Display it
                  ac<-mbr
F4 D750
                  br memlod
                                       and let him change it
F5 ØØDØ
F6 ØØF6
                  br .
                                       if he wants to
F7 ØØF7
                  br
                  br
F8 ØØF8
                  br .
F9 ØØF9
FA ØØFA
                  br
FB ØØFB
                  br
                  br .
FC ØØFC
FD ØØFD
                  br .
FE ØØFE
                  br
FF ØØFF
                  br .
```

br .

EA ØØEA

addr	Cause?
02 0C OE 0F	START broken Mem hang on read DISPATCH doesn't do branch ???????
1A	HANG instruction executed
29 2E	Mem hang on read Mem hang on read
33 38 3E	Mem hang on read Mem hang on read Mem hang on write
42 45 4D	Mem hang on read Mem hang on simul write, read Mem hang on read
5Ø 58 5E	Mem hang on simul write, read Mem hang on read Mem hang on write
6C 6D 6F	???????? Mem hang on write ???????
82 85 8A 8C 8F	Mem hang on read TTY in not raising DA Mem hang on read TTY out not raising TBE/ ???????
93 96 99 9B 9E 9F	AC not loading or result=0 FF kaput PC not loading properly Mem hang on write Mem hang on read Val read from mem is not same as val written ????????
Al-AF	DISPATCH or memory kaput
B2 B4 B7 BB BF	Mem hang on write Mem hang on read Either read does not get written data or AC<0 is broken read data not same as written data (Mem stuck on zero?) Mem hang on write
C1 C4 C6 C9	Mem hang on read Mem writes same thing to all 3 nibbles? DISPATCH broken ????????

33333333 CF

Mem hang on write ????????? **D7**

DA-DF

???????? E2-EF

mem hang on read ????????? F3

F6-FF

```
; STUPID demonstration program
; Accepts two BCD numbers (4 digits each)
; from the switches, typing them out
; on the TTY as they are read in. Then
; goes into operation mode, where the two
; numbers can be added, subtracted, anded or ored
; and the result printed in octal on the TTY.
; Start at location 9E. Antisocial people start
; at location 05
          .loc
                     5
                                          ; Will hold 1st operand
qnorf:
          clear
                     resl
          clear
                     res2
                                          ; 2nd operand
                                          ; 4 BCD digits per word
          load
                     four
          store
                     count
          store
                     tnuoc
                                          ; read the ol' switches
grok:
          reads
                     hibit
          and
                                          ; Make sure Hi order bit is off
          bz
                     igor
          branch
                     grok
                                          ; Otherwise must wait
                                          ; Get the value
igor:
          reads
          store
                                          ; High bit=1 => take it
          and
                     hibit
          bz
                     igor
                                          ; Get num back
          load
                     f
                                          ; Mask to digit
          and
                                          ; s has BCD digit
          store
                     s
                                          ; Type it out
          add
                     zero
          pchar
                                          ; Old result
          load
                     resl
                                          ; old*2
          add
                     resl
          store
                     temp
                                          ; old*4
          add
                     temp
          store
                     resl
                                          ; old*8
          add
                     resl
                                          ; old*10
          add
                     temp
                                          ; old*10+new
          add
                     S
          store
                     resl
          dsz
                     count
                                          ; Got 4 digits?
                                          ; Not yet
          branch
                     grok
          load
                     cr
          pchar
                                          ; Ker
                     1f
          load
          pchar
                                                chink
korg:
          reads
          and
                     hibit
                                          ; Wait for it to go low again
          bz
                     rogi
```

korg

branch

35

16

37

38 39

3A

ðΒ

7C

ØD

ØΕ

ðF

LØ

11

12

13

14

15

16

17

18

19

lA

lΒ

1C

1 D

1E

l F

2Ø

21

22

23

24

25

26

27

28

29

587

588

87E

98B

98C

F3Ø

37B

CØE

BØA

F30

989

37B

CØE

889

382

989

181

F2Ø

887

187

98A

18A

987

187

18A

189

987

78B

BØA

87F

F2Ø

88Ø

F2Ø

F30

37B

C2A

B26

2A 2B 2C 2D 2E 31 32 33 34 35 36 37 38 39 38 30 31 31 31 31 31 31 31 31 31 31 31 31 31	F30 989 37B C28 889 181 F20 888 188 188 188 188 188 188 188 188 18	rogi:	reads store and bz load and store add pchar load add store add store add store add pchar load pchar load pchar	s hibit rogi s f s zero res2 res2 temp temp res2 res2 temp s res2 temp s	; Do it all agin
42 43 44	F3Ø 37B D42	loop:	reads and bn	hibit loop	; Hey, I don't need this instr!; Because it's negative anyway
45 46 47 48	F3Ø 989 37B C45	pool:	reads store and bz	s hibit pool	•
49 4A 4B 4C 4D 4E 51 52 53 54	889 383 E56 889 384 E59 889 385 E89 386 E5F ØØØ		load and bp load and bp load and bp load and bp	s sum addem s diff subem s .and andem s .or	<pre>; Look for operation now ; He wanna add? ; Yup. ; Subtract? ; and? ; or? ; None of the above. Quit.</pre>
56 57 58	887 188 B62	addem:	load add branch	resl res2 type	; Go type out the result

```
load
                                 resl
   887
          subem:
                      sub
                                 res2
A
   288
В
   B62
                      branch
                                 type
C
   887
          andem:
                      load
                                 resl
                      and
                                 res2
D
   388
E
   B62
                      branch
                                 type
                      load
F
   887
          orem:
                                 resl
Ø
   488
                      or
                                 res2
, 1
   B62
                      branch
                                 type
2
                                                        ; Save result
                      store
   98A
          type:
                                 temp
                                                        ; Four octal digits per word
3
   87E
                      load
                                 four
4
   98C
                      store
                                 tnuoc
                                                        ; 3 bits per octal digit
   87D
          there:
                      load
                                 three
6
   98B
                      store
                                 count
7
   58D
                      clear
                                 digit
                      load
                                                        ; Get word back
8
   88A
                                 temp
          here:
9
   37B
                      and
                                 hibit
                                                        ; Ø or 1?
                                 skip
A
   C6C
                      bz
                                                        ; 1 - make it 1 instead of 1B11
В
   87C
                      load
                                 one
5C
          skip:
                      store
                                 XXX
                                                        : Save the bit
   98E
                      load
D
   88A
                                 temp
ĒΕ
   18A
                      add
                                 temp
                                                        ; Shift result word
F
   98A
                      store
                                 temp
                                                        ; Running sum...
                                 digit
ø
   88D
                      load
                                                        ; *2
7.1
                      add
                                 digit
   18D
                                                             + bit
                      add
                                 XXX
   18E
                                                        ; And that's the new one...
13
   98D
                      store
                                 digit
                                                        ; Got a whole octal digit yet?
14
   78B
                                 count
                      dsz
                                                            Nope. Keep going
   B68
                      branch
                                 here
                                                        ; ASCII-ize it
6
   181
                      add
                                 zero
                      pchar
                                                          Type the digit
7
   F20
                                                        ; Finished?
   78C
                      dsz
                                 tnuoc
9
   B65
                      branch
                                 there
                                                             Not yet
                                                             Yes. Go get another op
<sup>7</sup>A
   B3E
                      branch
                                 crlf
                                                        ; Most signif bit
7B
   800
          hibit:
                      800
                                                        ; Yup.
7C
   ØØ1
          one:
                      1
                      3
D 7
   ØØ3
          three:
7 E
                      4
   Ø Ø 4
          four:
                                                        ; Carriage return
7 F
                      D
   ØØD
          cr:
                                                        ; Line feed
                      В
3Ø
   ØØA
          1f:
                                                        ; ASCII "Ø"
31
   Ø3Ø
          zero:
                      30
                                                        ; Low order 4 bit mask
   ØØF
                      F
32
          f:
                                                        ; Bit which means "add"
                      1
33
   ØØl
          sum:
                                                          "subtract"
                      2
34
   ØØ2
          diff:
                                                          "and"
35
   004
          .and:
                      4
                                                        ; "or"
                      8
36
   008
           .or:
```

37

000

resl:

```
Ø
3A
    000
          \temp:
                       Ø
3B
    000
           count:
3C
    ØØØ
           tnuoc:
                       Ø
3D
                       Ø
    000
           digit:
3 E
                       Ø
    000
           xxx:
                       9E
            .loc
ЭE
                                    lenth
    8A8
           start:
                       load
                                    count
ЭF
    98B
                       store
10
    8A9
                       load
                                    kludge
                                    inst
14
    9A2
                       store
٩2
                       load
    8AA
           inst:
                                    msg
                                                            ; Type out something
٩3
                       pchar
    F2Ø
                                    inst
۹4
    6A2
                       isz
                                                            ; Next char...
                                    count
                                                            ; Done?
45
    78B
                       dsz
                                    inst
                                                                 Notchet
46
    BA2
                       br
47
                                    gnorf
    BØ5
                       br
48
                                                            ; 11 chars in mess
    ØØB
           lenth:
                       В
                                                            ; typer modifies inst...
49
    8AA
           kludge:
                       load
                                   msg
                       " H
AΑ
    Ø48
           msg:
AΒ
                        "I
    049
AC
    020
                       "T
AD
    Ø54
                       " H
ΑE
    Ø48
                       "E
٩F
    Ø45
3Ø
    Ø52
                       "R
                       "E
31
    Ø45
32
    ØØD
                       D
3
    ØØB
                       В
34
    ØØB
                       В
```

.end

38

39

ggg

000

res2:

s:

Ø