

# STV0903BAC

# Multi-standard advanced demodulator for satellite digital TV set-top boxes


### **Features**

- Multi-standard demodulation
  - Legacy DVBS and DirecTV<sup>™</sup> QPSK
  - DVBS2 QPSK, 8PSK
  - Up to 45Msps DVBS, DSS, DVBS2 QPSK and 8PSK
  - Multi-tap equalizer for RF reflection removal
  - Wide range carrier frequency tracking loop for offset recovery
- Multi-standard decoding
  - DVBS or DirecTV<sup>TM</sup> legacy
  - DVBS2 FEC and framing
- Interfaces

Confidentia

- Data to MPEG decoder

- DVB common interface compliant
- I<sup>2</sup>C serial bus interface, including private repeater for tuner
- JTAG interface for boundary scan
- DiSEqC 2.x 22-kHz interfaces
- FSK interface
- Flexible GPIOs and interrupts
- Bit error rate monitoring and reporting
- Technology
  - Multi supply: 1.0-V core, 2.5-V analog, 3.3-V digital interfaces
  - Power saving features
  - LQFP128-EP 14 x 14 mm<sup>2</sup> package, environmentally friendly



May 2009 8073291 Rev F 1/246

Contents STV0903BAC

# **Contents**

1	Desc	cription	8
	1.1	Overview	8
	1.2	Versions	8
	1.3	Key features for broadcast applications	9
2	Pin i	information	11
	2.1	Pin connections	11
	2.2	Pin description	12
3	l <sup>2</sup> C i	nterface	16
	3.1	Introduction	16
	3.2	I <sup>2</sup> C chip addresses	16
	3.3	Identification register	16
	3.4	Register access	17
		3.4.1 Write operation	17
		3.4.2 Read operation	17
		3.4.3 Example	
		3.4.4 Advanced modes	
	3.5	Standby mode	18
	3.6	I <sup>2</sup> C bus repeater	19
4	Cloc	k generation	21
	4.1	Frequency synthesis	21
	4.2	Starting PLL, power up sequence	22
	4.3	Starting PLL using external clock source (engineering mode)	23
	4.4	Clock sources	23
		4.4.1 Clock source choice	23
		4.4.2 Standby	25
		4.4.3 Summary	25
	4.5	CLKOUT27	25
	4.6	AUX_CLK	26
5	Dem	odulation	27
2/246		8073291 Rev F	<b>577</b>

STV0903BAC					
5.1	ADCs				

	5.1	ADCs	. 21
	5.2	DC offset compensation, IQ mismatch and quadrature error correction	. 28
	5.3	AGC1 tuner level control	. 28
	5.4	Spectrum inversion	. 29
	5.5	Roll-off factor	. 29
	5.6	AGC2 signal amplitude control	. 29
	5.7	Timing loop	. 30
	5.8	Timing lock detector	. 30
	5.9	Carrier loop	. 31
	5.10	Carrier lock detector (DVBS/DirecTV only)	. 31
	5.11	Equalizer	. 31
	5.12	Tuner control	. 32
	5.13	Algorithmic entry points (AEP)	. 32
	5.14	Results FIFO	. 34
	5.15	Interrupt controller	. 34
	5.16	Noise indicators	. 35
			-
6	DVB-	-S forward error correction	. 36
6	<b>DVB</b> - 6.1	FEC modes, status and error reporting	
6			. 36
6	6.1	FEC modes, status and error reporting	. 36 . 37
6	6.1 6.2	FEC modes, status and error reporting	. 36 . 37 . 37
6	6.1 6.2 6.3	FEC modes, status and error reporting	. 36 . 37 . 37
7	6.1 6.2 6.3 6.4 6.5	FEC modes, status and error reporting  Viterbi decoder	. 36 . 37 . 37
7	6.1 6.2 6.3 6.4 6.5	FEC modes, status and error reporting  Viterbi decoder	. 36 . 37 . 38 . 38
7	6.1 6.2 6.3 6.4 6.5	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction	. 36 . 37 . 38 . 38 . 39
7	6.1 6.2 6.3 6.4 6.5 <b>DVB</b> -7.1	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction  Introduction	. 36 . 37 . 38 . 38 . 39
7	6.1 6.2 6.3 6.4 6.5 <b>DVB</b> -7.1 7.2	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction  Introduction  Architecture	. 36 . 37 . 38 . 38 . 39 . 39
7	6.1 6.2 6.3 6.4 6.5 <b>DVB</b> -7.1 7.2	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction  Introduction  Architecture  Features summary	. 36 . 37 . 38 . 38 . 39 . 39 . 40
7	6.1 6.2 6.3 6.4 6.5 <b>DVB</b> -7.1 7.2 7.3	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction  Introduction  Architecture  Features summary  7.3.1 Single input functional description	. 36 . 37 . 38 . 38 . 39 . 39 . 40
7	6.1 6.2 6.3 6.4 6.5 <b>DVB</b> -7.1 7.2 7.3	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction  Introduction  Architecture  Features summary  7.3.1 Single input functional description  LDPC/BCH decoder	. 36 . 37 . 38 . 38 . 39 . 39 . 40 . 40 . 40
7	6.1 6.2 6.3 6.4 6.5 <b>DVB</b> -7.1 7.2 7.3	FEC modes, status and error reporting  Viterbi decoder  Synchronization  Convolutive de-interleaver  Reed-solomon decoder and descrambler  -S2 forward error correction  Introduction  Architecture  Features summary  7.3.1 Single input functional description  LDPC/BCH decoder  7.4.1 Supported MODCODs	. 36 . 37 . 38 . 38 . 39 . 39 . 40 . 40 . 41

**577** 

8073291 Rev F

3/246

Information classified Confidential - Do not copy (See last page for obligations)

**577** 

STV0903BAC

		7.5.1	Descrambling	42
		7.5.2	Baseband frames header (BBH) integrity checking	42
		7.5.3	Lock monitoring	42
		7.5.4	Header processing and transport stream filtering	43
		7.5.5	Data field processing	43
		7.5.6	SYNCD estimator	43
		7.5.7	BCH check	43
8	Trans	sport st	tream interface	44
	8.1	Transp	ort stream overview	44
	8.2	Transp	ort stream output processing	44
		8.2.1	General	44
		8.2.2	Data rate control	45
		8.2.3	Latency Control	46
	8.3	Serial	output modes	47
	8.4	Paralle	el output modes	49
9	DiSE	qC 2.x	interface	51
	9.1	Introdu	uction	51
	9.2	Transm	nit DiSEqC interface	51
		9.2.1	Typical byte transfer loop	51
		9.2.2	Transmit format	51
		9.2.3	DiSEqC modes SA, SB and continuous	53
		9.2.4	Transmit burst gap control	53
	9.3	Receiv	ve DiSEqC interface	54
10	FSK	interfac	ce	56
	10.1	Introdu	uction	56
	10.2	FSK a	ctivation	56
	10.3		ansmitter	
	10.4		eceiver	
11	Gane	eral nur	pose I/O (GPIO)	60
	11.1	Overvi	• • •	
	11.2		ogrammed GPIOs	
	11.3	Unallo	cated GPIO functions	61

8073291 Rev F

4/246

Confidential

Contents

Contents

# Confidential

STV0903BAC

12	Interr	rupt request (IRQ)	64
	12.1	Overview	64
	12.2	IRQ configuration	64
13	JTAG	interface	65
14	Electi	rical specifications	66
	14.1	Absolute maximum ratings	66
	14.2	Thermal data	66
	14.3	DC electrical specifications	67
	14.4	AC electrical specifications	68
	14.5	Dual ADC 8-bit specifications	69
	14.6	Transport stream timing specifications	70
	14.7	I <sup>2</sup> C bus specifications	71
	14.8	Crystal oscillator specifications	72
	14.9	FSK receiver, transmitter specifications	73
15	Packa	age mechanical data	74
	15.1	Environmentally-friendly packaging	75
16	Appli	cations block diagram	76
17	Regis	sters	77
	17.1	Register Summary	77
	17.2	SYS register descriptions	87
	17.3	FSK register descriptions	107
	17.4	DIS register descriptions	115
	17.5	DMD register descriptions	121
	17.6	TUN register descriptions	
	17.7	DVB1 register descriptions	197
	17.8	DVB2 register descriptions	206
	17.9	TS register descriptions	220
	17.10	TST register descriptions	243
18	Revis	sion history	245
<b>57</b>		8073201 Ray F	5/246

List of tables STV0903BAC

# List of tables

Table 1.	Maximum symbol rate limitations	. 9
Table 2.	Transport stream output limitations	10
Table 3.	DVB-S2 profile implemented and supported for the broadcast market	10
Table 4.	Pin list	
Table 5.	I <sup>2</sup> C addresses	
Table 6.	MDIV recommended values	
Table 7.	Clock generation registers	
Table 8.	Prescaler ratios	26
Table 9.	Divider ratios	
Table 10.	MODCOD encoding	
Table 11.	TSFIFO_MANSPEED configuration	45
Table 12.	TS allowed speeds	45
Table 13.	Chip total latency	
Table 14.	Rate compensation mode settings	
Table 15.	Rate compensation mode settings	
Table 16.	Modulator gain values	
Table 17.	Pre-defined GPIOs	
Table 18.	GPIO configuration	
Table 19.	STREAM_STATUS16 configuration	
Table 20.	List of IRQs	
Table 21.	TAP control signals	
Table 22.	Absolute maximum ratings	
Table 23.	Thermal data	
Table 24.	DC electrical specifications	
Table 25.	AC electrical specifications	
Table 26.	ADC specifications	
Table 27.	Transport stream timing specifications	
Table 28.	I <sup>2</sup> C bus specifications	
Table 29.	Crystal oscillator specifications	
Table 30.	Tested crystals and their parameters	
Table 31.	FSK specifications	
Table 32.	LQFP-128 EP package dimensions	
Table 33.	SYS register list	
Table 34.	FSK register list	
Table 35.	DIS register list	
Table 36.	DMD register list	
Table 37.	TUN register list	
Table 38.	DVB1 register list	
Table 39.	DVB2 register list	
Table 40.	TS register list	
Table 41.	TST register list	
Table 42.	Document revision history	45

6/246 8073291 Rev F



STV0903BAC List of figures

# **List of figures**

Figure 1.	Package pin out	11
Figure 2.	16-bit address write access	17
Figure 3.	16-bit address read access	18
Figure 4.	Example of normal mode read and write operation	18
Figure 5.	I <sup>2</sup> C protocol	
Figure 6.	Clock domains	22
Figure 7.	Oscillator active mode	23
Figure 8.	Oscillator bypass mode	23
Figure 9.	PLL bypass application mode	24
Figure 10.	PLL bypass engineering mode	24
Figure 11.	Auxiliary clocks	26
Figure 12.	Demodulator block diagram	27
Figure 13.	DVB-S2 FEC architecture	39
Figure 14.	Main transport stream diagram	
Figure 15.	Serial output interface (CLKOUT_XOR = 1), data valid	47
Figure 16.	Serial mode options in valid data section (CLKOUT_XOR = 0), data valid	47
Figure 17.	Serial output interface (CLKOUT_XOR = 1), envelope	
Figure 18.	Serial mode options in valid data section (CLKOUT_XOR = 0), envelope	48
Figure 19.	ST back-end output interface (CLKOUT_XOR = 0)	49
Figure 20.	DVB-CI output interface (CLKOUT_XOR = 0)	50
Figure 21.	ST back-end in valid data section (CLKOUT_XOR = 0 example)	
Figure 22.	DVB-CI in valid data section (CLKOUT_XOR = 0)	50
Figure 23.	Schematic showing bit transmission (modulated mode)	
Figure 24.	Schematic showing bit transmission (envelop mode)	52
Figure 25.	Gap between bursts	
Figure 26.	DiSEqC Rx analog part, running mode	54
Figure 27.	DiSEqC Rx analog part, bypassed mode	
Figure 28.	FSK analog receiver	
Figure 29.	Parallel output timing diagram	70
Figure 30.	Serial output timing diagram	70
Figure 31.	I <sup>2</sup> C bus timing diagram	71
Figure 32.	Crystal oscillator equivalent model	
Figure 33.	FSK example application circuit diagram	
Figure 34.	LQFP-128 EP package outline	74
Figure 35	STV0003 application block diagram	76



8073291 Rev F

Information classified Confidential - Do not copy (See last page for obligations)

# 1 Description

### 1.1 Overview

The STV0903 is a cost effective, high performance demodulator-decoder for advanced DVB satellite reception. The device supports DVB-S and DirecTV<sup>TM</sup> legacy transmission standards, as well as DVBS2 in QPSK and 8PSK.

The STV0903 features a high-speed DVB-S2 forward error corrector (FEC) which is designed to handle up to 190 channel-Mbit/s at its input. To feed the FEC the STV0903 implements a demodulator, capable of handling QPSK legacy and DVBS2 constant coding and modulation for satellite broadcast

The STV0903 integrates all the features needed to provide a low cost broadcast satellite receiver solution including: integrated crystal oscillator, DiSEqC controller, tuner I<sup>2</sup>C repeater, FSK modem, ancillary DACs and ADCs and many unattributed general purpose input output ports for peripheral control.

A number of state machines and algorithms have been implemented to allow standard functions to be accessed easily and with a minimum of code overhead. Blind scan is implemented allowing an entire band to be searched automatically once a minimum of parameters have been provided. Cold and warm start acquisition and re-acquisition procedures are provided.

Advanced power saving features have been implemented, the LDPC stops once the solution is sufficiently converged and the various blocks of the IC (demodulator, LDPC, Legacy FEC etc.) may be completely shut down if not required.

A real-time constellation output is also available, allowing improved monitoring and debug during product development. Full error monitoring facilities are available and signal statistic are provided via I<sup>2</sup>C. For example, antenna pointing may be assisted via the carrier to noise ratio metric or the electrical installation may be judged according to received RF level and equalizer tap readings (reflection intensity).

### 1.2 Versions

STV0903BAC - Broadcast -This Datasheet from rev F

STV0903BAB - Broadcast -This Datasheet up to rev E



STV0903BAC Description

# 1.3 Key features for broadcast applications

- Single-channel DVB-S / DVB-S2 demodulator/decoder
- Demodulator:
  - Two 8-bit ADCs
  - One ΣΔ digital RF AGC
  - QPSK, 8PSK
  - CCM
  - Automatic detection and configuration of:
  - a) Modulation type
  - b) Filter roll-off
  - c) Symbol rate
  - d) Pilot presence (on/off)
  - e) Short or long frames (long frames only)
  - Cold or warm start
  - Blind recovery of symbol and carrier frequency
- Forward error correction:
  - Viterbi and reed-solomon dual decoder (DVBS)
  - LDPC + BCH dual decoder (DVBS2)
  - Error monitoring
- Transport stream interface:
  - Parallel or serial TS interface
  - Transport bit rate automatic regulation corresponding to transport clock
  - DVB common interface compliant
- DiSEqC 2.0 interface
- FSK interface
- I<sup>2</sup>C repeaters
- JTAG interface.

The STV0903 has been extensively validated for the broadcast operating range of 1 to 45 Msymb/s in DVB-S2 (QPSK and 8PSK) and 1 to 62Msymb/s in DVBS (and DTV legacy). Full test results, reference designs and supporting software are provided.

For DVB-S2 the machinery exists and has been tested as functional from below 1 Msymb/s and up to the rates given in the table below.

Table 1. Maximum symbol rate limitations

Modulator	Msymb/s				
Modulator	Demod	LDPC	Theoretical	Design rating	
QPSK	67.5	95	67.5	45	
8PSK	67.5	63	63	45	



Table 2. Transport stream output limitations

(with 50% duty cycles)	TS clock (MHz)	Max data rate (Mbit/s)	
Single parallel	135/4=33.75	270	
Serial (Div 1)	135	108	
Serial (Div 2)	67.5	54	

Table 3. DVB-S2 profile implemented and supported for the broadcast market


System configuration	Case	Supported
QPSK	1/4, 1/3, 2/5	No
QF5K	1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10	Yes
8PSK	3/5, 2/3, 3/4, 5/6, 8/9, 9/10	Yes
16APSK	2/3, 3/4, 4/5, 5/6, 8/9, 9/10	No
32APSK	3/4, 4/5, 5/6, 8/9, 9/10	No
CCM		Yes
VCM		No
ACM		No
FECFRAME(normal)	64800 (bits)	Yes
FECFRAME(short)	16200 (bits)	No
Single transport stream		Yes
Multiple transport stream		Yes
Single Generic Stream		Yes
Multiple generic stream		Yes
Combined single generic & single TS		Yes
Roll-off	0,35 0,25 0,20	Yes
ISSYI (input stream synchronizer)		Yes
Null packet deletion		No
Dummy frame insertion		Yes
RCS Specific		
SOF & NCR synchronization		No

10/246 8073291 Rev F

### 2 Pin information

### 2.1 Pin connections

Figure 1. Package pin out





Pin information STV0903BAC

# 2.2 Pin description

Table 4. Pin list

Table 4.	Pin list	T		
Number	Name	Туре	Voltage	Description / Comment
EPAD	GND	Ground	0	Digital core ground
1	GNDA	Ground	0	DiSEqC, FSK and Oscillator analog ground
2	VDDA1V0	Supply	1.0	DiSEqC, FSK and Oscillator analog supply
3	VDDA1V0	Supply	1.0	PLL analog supply
4	GNDA	Ground	0	PLL analog ground
5	VDDA2V5	Supply	2.5	PLL analog supply
6	GNDA	Ground	0	PLL analog ground
7	Q1P	Analog	-	ADC1 quadrature phase signal
8	Q1N	Analog	-	ADC1 quadrature phase signal
9	VDDA2V5	Supply	2.5	ADC1 analog supply
10	GNDA	Ground	0	ADC1 analog ground
11	I1N	Analog	-	ADC1 in phase signal
12	I1P	Analog	-	ADC1 in phase signal
13	VDDA2V5	Supply	2.5	ADC1 analog supply
14	GNDA	Ground	0	ADC1 analog ground
15	VDD1V0	Supply	1.0	Digital core supply
16	AGCRF1	I/O	3.3	Control signal for external AGC1
17	VDD1V0	Supply	1.0	Digital core supply
18	SDAT1	I/O	3.3	I <sup>2</sup> C serial data repeater 1
19	SCLT1	I/O	3.3	I <sup>2</sup> C serial clock repeater 1
20	DISEQCOUT1	I/O	3.3	DiSeqC 1 output
21	VDD3V3	Supply	3.3	Digital buffer supply
22	VDD1V0	Supply	1.0	Digital core supply
23	TDI	I	3.3	JTAG test data in
24	TDO	0	3.3	JTAG test data out
25	VDD1V0	Supply	1.0	Digital core supply
26	TCK	I	3.3	JTAG test clock
27	TRSTN	I	3.3	JTAG test reset
28	VDD1V0	Supply	1.0	Digital core supply
29	TMS	I	3.3	JTAG test mode
30	GPIO12	I/O	3.3	General purpose input output
31	VDD1V0	Supply	1.0	Digital core supply
32	GPIO11	I/O	3.3	General purpose input output
	1		1	I and the second

12/246 8073291 Rev F



STV0903BAC Pin information

Table 4. Pin list

Number	Name	Туре	Voltage	Description / Comment
33	VDD1V0	Supply	1.0	Digital core supply
34	GPIO10	I/O	3.3	General purpose input output
35	GPIO9	I/O	3.3	General purpose input output
36	VDD1V0	Supply	1.0	Digital core supply
37	GPIO8	I/O	3.3	General purpose input output
38	VDD3V3	Supply	3.3	Digital buffer supply
39	VDD1V0	Supply	1.0	Digital core supply
40	COMP0	Ground	0	IO reference compensation - ground
41	COMP1	Supply	-	IO reference compensation - Rext
42	VDD1V0	Supply	1.0	Digital core supply
43	GPIO7	I/O	3.3	General purpose input output
44	GPIO6	I/O	3.3	General purpose input output
45	VDD1V0	Supply	1.0	Digital core supply
46	GPIO5	I/O	3.3	General purpose input output
47	GPIO4	I/O	3.3	General purpose input output
48	VDD1V0	Supply	1.0	Digital core supply
49	GPIO3	I/O	3.3	General purpose input output
50	GPIO2	I/O	3.3	General purpose input output
51	VDD1V0	Supply	1.0	Digital core supply
52	VS	0	-	Digital core voltage sense
53	VDD1V0	Supply	1.0	Digital core supply
54	VDD3V3	Supply	3.3	Digital buffer supply
55	GPIO13	I/O	3.3	General purpose input output
56	CS1	I/O	3.3	Chip select for address selection
57	VDD1V0	Supply	1.0	Digital core supply
58	STDBY	I/O	3.3	Chip standby
59	DIRCLK	I/O	3.3	Chip clock path selection
60	CS0	I/O	3.3	Chip select for address selection
61	VDD1V0	Supply	1.0	Digital core supply
62	RESETB	I	3.3	Chip reset
63	D0	I/O	3.3	Transport stream data 0
64	D1	I/O	3.3	Transport stream data 1
65	D2	I/O	3.3	Transport stream data 2
66	VDD1V0	Supply	1.0	Digital core supply
67	D3	I/O	3.3	Transport stream data 3

8073291 Rev F 13/246

Pin information STV0903BAC

Table 4. Pin list

Number	Name	Туре	Voltage	Description / Comment	
68	D4	I/O	3.3	Transport stream data 4	
69	VDD1V0	Supply	1.0	Digital core supply	
70	D5	I/O	3.3	Transport stream data 5	
71	D6	I/O	3.3	Transport stream data 6	
72	VDD1V0	Supply	1.0	Digital core supply	
73	D7	I/O	3.3	Transport stream data 7	
74	CLKOUT	I/O	3.3	Transport stream clock out	
75	STROUT	I/O	3.3	Transport stream sync	
76	VDD3V3	Supply	3.3	Digital buffer supply	
77	VDD1V0	Supply	1.0	Digital core supply	
78	DPN	I/O	3.3	Transport stream data parity	
79	ERROR	I/O	3.3	Transport streamerror	
80	VDD3V3	Supply	3.3	Digital buffer supply	
81	VDD1V0	Supply	1.0	Digital core supply	
82	N/C			Not connected - must be open circuit on board	
83	N/C			Not connected - must be open circuit on board	
84	N/C			Not connected - must be open circuit on board	
85	VDD1V0	Supply	1.0	Digital core supply	
86	N/C			Not connected - must be open circuit on board	
87	N/C			Not connected - must be open circuit on boa	
88	VDD1V0	Supply	1.0	Digital core supply	
89	N/C			Not connected - must be open circuit on board	
90	N/C			Not connected - must be open circuit on board	
91	N/C			Not connected - must be open circuit on board	
92	VDD3V3	Supply	3.3	Digital buffer supply	
93	VDD1V0	Supply	1.0	Digital core supply	
94	N/C			Not connected - must be open circuit on board	
95	N/C			Not connected - must be open circuit on board	
96	VDD3V3	Supply	3.3	Digital buffer supply	
97	SCL	I/O	3.3	I <sup>2</sup> C serial clock	
98	SDA	I/O	3.3	I <sup>2</sup> C serial data	
99	VDD1V0	Supply	1.0	Digital core supply	
100	CLKOUT27	I/O	3.3	Clock loop through	
101	GPIO1	I/O	3.3	General purpose input output	
102	VDD1V0	Supply	1.0	Digital core supply	

14/246 8073291 Rev F



STV0903BAC Pin information

Table 4. Pin list

Number	Name	Туре	Voltage	Description / Comment
103	CLKI2	I/O	3.3	Optional clock input 2 (not for operating modes)
104	CLKI	I	3.3	Optional clock input
105	VDD1V0	Supply	1.0	Digital core supply
106	VDD3V3	Supply	3.3	Digital buffer supply
107	FSKTX_OUT	I/O	3.3	FSK modem output
108	N/C			Not connected - must be open circuit on board
109	N/C			Not connected - must be open circuit on board
110	VDD1V0	Supply	1.0	Digital core supply
111	N/C			Not connected - must be open circuit on board
112	VDD1V0	Supply	1.0	Digital core supply
113	GNDA	Ground	0	Analog ground
114	VDDA2V5	Supply	2.5	Analog supply
115	N/C			Not connected - must be open circuit on board
116	N/C			Not connected - must be open circuit on board
117	GNDA	Ground	0	Analog ground
118	VDDA2V5	Supply	2.5	Analog supply
119	N/C			Not connected - must be open circuit on board
120	N/C			Not connected - must be open circuit on board
121	GNDA	Ground	0	Oscillator analog ground
122	XTALI	Analog	-	Oscillator in
123	VDDA2V5	Supply	2.5	Oscillator analog supply
124	XTALO	Analog	-	Oscillator out
125	GNDA	Ground	2.5	DiSEqC analog ground
126	FSKRX_IN	Analog	-	FSK modem input
127	VDDA2V5	Supply	2.5	DiSeqC analog supply
128	DISEQCIN1	Analog	-	DiSeqC 1 input

57

8073291 Rev F

15/246

# 3 I<sup>2</sup>C interface

### 3.1 Introduction

The  $I^2C$  implementation in the STV0903 follows the  $I^2C$  bus specification, version 2.1, January 2000 as edited by Philips Semiconductors.

The STV0903 internal registers have widths of 8 to 64 bits which are accessed using a device master address of 8 bits combined with an internal address of 16 bits.

# 3.2 I<sup>2</sup>C chip addresses

The four I<sup>2</sup>C (device master) addresses are chosen as shown in *Table 5*.

CS0 and CS1 refer to the logic levels applied to the pins CS0 and CS1 at power up or after recovering from a reset.

Table 5. I<sup>2</sup>C addresses

Access mode	CS1 / CS0							
Access mode	0/0	0/1	1/0	1/1				
Write	D0	D2	D4	D6				
Read	D1	D3	D5	D7				

# 3.3 Identification register

The identification register (MID) allows the release version of the IC to be established through the I<sup>2</sup>C bus:

- IC with release 1.0 returns a value of 0x10
- IC with release 2.1 returns a value of 0x21.

### 3.4 Register access


The internal address is passed on a 2-byte field of 16 bits.

### 3.4.1 Write operation

The byte sequence is:

- 1. The first byte gives the device master address plus the direction bit (RW = 0).
- 2. The second byte contains the most significant part of the internal address of the first register to be accessed.
- 3. The third byte contains the least significant part of the internal address of the first register to be accessed.
- 4. The next byte is written in the internal register. Following bytes (if any) are written in successive internal registers.
- 5. The transfer lasts until stop conditions are encountered (SDA and SCL high).
- 6. The STV0903 acknowledges every byte transfer. The I<sup>2</sup>C controller puts the SDA line into high impedance after each byte transmitted and the STV0903 drives the line low to acknowledge reception.

Figure 2. 16-bit address write access



### 3.4.2 Read operation

The address of the first register to be read is programmed in a write operation without data. This positions the internal pointer:

- 1. The first byte gives the device master address plus the direction bit (RW = 0).
- 2. The second byte contains the most significant part of the internal address of the first register to be accessed.
- 3. The third byte contains the least significant part of the internal address of the first register to be accessed.
- 4. A STOP is then sent.

A new start is then followed by the device master address and RW = 1. All following bytes are now data read at successive positions starting from the last write internal address.

- 5. The first byte gives the device master address plus the direction bit (RW = 1).
- 6. The second byte is the first byte of data read out (The I<sup>2</sup>C controller is in high impedance state and the STV0903 drives the SDA line).
- 7. Subsequent bytes are then read out until a STOP is reached.






Figure 3. 16-bit address read access

### 3.4.3 Example

Object: to write to device D0, registers F300 to F303 with AA, BB, CC, DD.

CS0 and CS1 are held low, which, from *Table 5*, dictates a write address of D0 and a read address of D1.

Figure 4. Example of normal mode read and write operation

Write	Write registers F300 to F303 with AA, BB, CC, DD and I <sup>2</sup> C chip address 0xD0									
Start Device addr D0 ACK Reg addr 60 ACK Reg addr 60 ACK Data 0xAA ACK Data 0xBB ACK Data 0xCC ACK Data 0xDD ACK Stop						Stop				
Read	Read registers F302 and F303									
Start	Start Device address, write 0xD0 ACK Register addr 0xF3 ACK Register addr 0x02 ACK Stop						Stop			
Start Device address, read 0xD1				ACK	ACK Data read 0xCC ACK Data read 0xDD ACK Stop					Stop

### 3.4.4 Advanced modes

The I<sup>2</sup>C bus transactions (clock and data) are oversampled to ascertain their true logic values in a robust manner. The oversampling rate may be varied depending on design goals (rapidity vs. robustness). The fast mode is selected when register bit I2CCFG.I2C\_FASTMODE is set to high, in this mode a bit is detected using an average of 16 samples. When I2C\_FASTMODE is low, averaging is over 41 samples. The sample rate is M\_clk (default 135 MHz)

The transactions given in the examples above were made using the address pointer increment set to +1. This is useful for reading or writing to banks of consecutive registers. For DiSEqC FIFO and other similar transactions it may be useful to set the increment to zero thereby accessing the same register each read or write cycle. Bit *I2CCFG*.I2CADDR\_INC controls this function.

# 3.5 Standby mode

In standby modes, the I<sup>2</sup>C bus stays active and the chip can still be awakened by I<sup>2</sup>C write in the *SYNTCTRL*.STANDBY register field (see *Section 4.4.2: Standby on page 25*).

18/246 8073291 Rev F



STV0903BAC I<sup>2</sup>C interface

# 3.6 I<sup>2</sup>C bus repeater

The STV0903 integrates an  $I^2C$  bus repeater. It, by default, use pins SDAT1 and SCLT1 though any of the GPIO pins can be configured for the function. See *Chapter 11: General purpose I/O (GPIO) on page 60*.

In some applications, signal pollution generated by the SDA/SCL lines of the  $I^2C$  bus may significantly degrade tuner performance. To avoid this problem, the STV0903 offers an  $I^2C$  bus repeater so the SDAT-SCLT1 are activated only when necessary and muted otherwise. They are configurable by the register  $I^2CRPT$ .

Both SDAT and SCLT pins are set to high impedance at reset. When the microprocessor writes 1 into register bit *I2CRPT*.I2CT\_ON, the next I<sup>2</sup>C message on SDA and SCL is repeated on the SDAT and SCLT pins respectively. There are two options for controlling I<sup>2</sup>C bus transactions (selectable through *I2CRPT*.STOP\_ENABLE). The first (STOP\_ENABLE high) causes the I<sup>2</sup>C repeater to turn off automatically as soon as the next stop bit is encountered. Any size of byte transfer is allowed, regardless of the address, until the stop conditions are detected. If STOP\_ENABLE is low the exchanges on the main I<sup>2</sup>C bus continue to be forwarded on to the I<sup>2</sup>C repeater bus until the I2CT\_ON bit is set low.

To write to the tuner, the external microprocessor must perform the following sequence for each tuner message:

- 1. Program 1 in *I2CRPT*.I2CT\_ON to enable messages to be carried from main I<sup>2</sup>C bus to the repeater.
- 2. Send the message to the tuner.
- If STOP\_ENABLE was set high then I2CT\_ON will automatically be set to zero on the first stop signal encountered (turning off the I<sup>2</sup>C repeater); no further action is necessary. If I2CT\_ON was low then I2CT\_ON must be programmed to zero to disable the repeater line.

Transfers are fully bidirectional. The *I2CRPT*.STOP\_SDAT2SDA bit allows return messages from the tuner to be blocked from propagating to the main I<sup>2</sup>C bus.

The I<sup>2</sup>C bus repeater is a bidirectional bus. As such the conditions for oscillation on the SDAT line exist. In order to overcome this a sophisticated circuit requiring some tuning has been implemented to allow fast I<sup>2</sup>C bus transactions without oscillation.

The stability of the I<sup>2</sup>C repeater depends strongly on residual capacitance and thus on the board layout and may vary from tuner to tuner. Consult tuner datasheet for maximum allowable rise times on I<sup>2</sup>C bus lines. R, C values may need to be adjusted accordingly.

Stability is obtained by introducing a programmable delay in the SDA line. The same delay may also be introduced in the SCL line if necessary (though not for reasons of stability).

The sampling period is controlled via register *I2CRPT* fields ENARPT\_LEVEL and SCLT\_DELAY. ENARPT\_LEVEL sets the division ratio which controls the delay inserted on the SDAT line. SCLT\_DELAY activates the same delay on the SCLT line; this makes the delay equal on both SDAT and SCLT but implements the delay with respect to the main I<sup>2</sup>C bus.

It is advised to vary empirically the ENARPT\_LEVEL around the recommended value to ensure stability in the final application. If further support is required please contact ST field application engineers.

The START, ACK and STOP conditions must be respected.

577

8073291 Rev F 19/246

### START condition:

SDA must fall a half clock period prior to SCL falling.

Data: 8-bit data are presented on SCL falling edge and read in (to the tuner) on SCL rising edge.


### ACK condition:

A ninth SCL pulse with SDA set high-Z is sent. The master then reads that the line has been pulled low by the tuner to complete the acknowledge.

### STOP condition:

SCL must rise a half clock period prior to SDA rising.

Figure 5. I<sup>2</sup>C protocol



If for any reason the master detects the SDA rising whilst SCL is high the transaction will be aborted.

If not used for the I<sup>2</sup>C repeater, both SDAT and SCLT can be used as general purpose input/output ports. See *Chapter 11: General purpose I/O (GPIO) on page 60*.



STV0903BAC Clock generation

# 4 Clock generation

### 4.1 Frequency synthesis

The internal clocks are generated by a PLL. The PLL is based on a charge pump, phase detector and VCO which takes its reference from either the XTALI pin of the internal oscillator (normally fed from the tuner reference clock) or the CLKI pin. The CLKI pin is an ancillary clock input (not advised in normal applications).

The default reference frequency is 27 MHz; all electrical characteristics in the specification are specified only for this frequency.

ST does not guarantee electrical performance at clock frequencies other than 27 and 30 MHz, however some flexibility does exist should conditions require it. The frequency for this reference must be in the range 4 to 30 MHz.

The PLL operating frequency is given by the equation:

$$f_{\text{pll}} = f_{\text{xtal}} * (\text{MDIV} + 1)$$

Where  $f_{xtal}$  is the crystal oscillator frequency and MDIV are the field bits of register *NCOARSE* register. The output dividers of the PLL can also be changed; this may be useful when low symbol rates are required or very low power operation. The selection is done by the bit SELX1RATIO of the register *SYNTCTRL*.

*Table 6* summarizes recommended MDIV values for best performance. Programming MDIV out of these ranges is allowed but will degrade the PLL performance.

Table 6. MDIV recommended values

Quartz	Minimum	Typical	Maximum
frequency	F / 6 = 140 MHz	F / 4 = 270 MHz	F / 4 = 284 MHz
(MHz)	F / 12 = 70 MHz	F / 8 = 135 MHz	F / 8 = 142 MHz
27	SELX1RATIO = 0	SELX1RATIO = 1	SELX1RATIO = 1
	MDIV = 0x1E	MDIV = 0x13	MDIV = 0x29

### **Clock domains**

There are three clock domains in the STV0903:

- F270 is used by the transport stream, the LDPC decoder and its interfaces.
- F135A is used in the clocked analog blocks (ADCs and FSK). This clock stays in the analog part of the chip to ensure better noise immunity.
- F135 is used everywhere else for:
  - demodulation
  - legacy forward error correction
  - I<sup>2</sup>C register control.

577

Information classified Confidential - Do not copy (See last page for obligations)

Clock generation STV0903BAC

F135 Demodulation DATA 11 ADC1 I,Q samples Ω1 DATA CLK Legacy FEC CKADCI135 / NVCLK135 F135A FSK nterface FSKRX\_IN FSK domain F/8 PLL F/4 CKFSK135 / INVCLK135 F270 F135 domain Transpor LDPC stream

Figure 6. Clock domains

### **Power management**

Separating the clock tree into several distinct blocks allows advanced power management features to be used. Through the *STOPCLK1* and *STOPCLK2* registers, clock domains can be activated or shut down as required.

# 4.2 Starting PLL, power up sequence

Configure pins:

DIRCLK = 0: clock is taken from XTALI. This activates the internal oscillator circuitry, the reference clock is taken from XTALI and routed to the PLL. The PLL is active and generates the appropriate internal clocks.

STANDBY = 1: starts with PLL and clock off but  $I^2C$  interface active. The  $I^2C$  operates with a sample clock frequency of f = f(XTALI).

Then RESETB should transit from low to high (at least 3 ms after last power supply has stabilized).

The clock registers (such as NCOARSE) should be configured and the demodulator disabled in software. An appropriate start up sequence is given in the low level application drivers.

Finally set STANDBY = 0, this starts the PLL and switches on the clocks. The preprogrammed register values take effect. The I<sup>2</sup>C sample rate is now governed by McIk.

22/246 8073291 Rev F

# 4.3 Starting PLL using external clock source (engineering mode)

Pin DIRCLK is set high. This turns off the internal oscillator circuitry, the reference clock is taken from CLKI and routed to the PLL. At this time the PLL is turned off and bypassed. Register *SYNTCTRL* fields BYPASSPLLCORE, BYPASSPLLAD, BYPASSPLLFSK and STOPPLL, must all be written to zero to enable the PLL and connect it to the internal clock trees.


### 4.4 Clock sources

### 4.4.1 Clock source choice

The source of the reference clock is selected through register SYNTCTRL.SELOSCI. At reset and power up SELOSCI depends on the logic level on the DIRCLK pin (see *DIRCLK on page 24* for explanations).


When SELOSCI is high the internal oscillator is switched on and the PLL draws its reference from this oscillator.

Figure 7. Oscillator active mode



The oscillator can be switched off and bypassed by writing zero to SELOSCI or by setting DIRCLK high and making a reset.

Figure 8. Oscillator bypass mode



Clock generation STV0903BAC

### **PLL** bypass

Two modes of bypass exists, controlled by the bit BYPASS\_APPLI of register FILTCTRL.

When BYPASS\_APPLI = 1, the clock source is from the output of the SELOSCI multiplexer, that is, from CLKI or XTAL. The clock goes straight to the F270 clock domains and passes through a divider by 2 for the F135/F135A clock domains. This mode allows the master clock to be taken from an external source, this may be useful for very low baud rate applications. See Figure 9.

• When BYPASS\_APPLI = 0, the F270 clock is sourced from the pin CLKI, and the F135/F135A clocks are sourced from pin CLKI2. This configuration is reserved for test purposes. See *Figure 10*.

Figure 9. PLL bypass application mode





Figure 10. PLL bypass engineering mode



### **DIRCLK**

When setting the DIRCLK pin, one of two clock paths are chosen. DIRCLK is sampled when recovering from a reset. A reset must be generated after power-up.

- When sampled as 0, the oscillator is active, the PLL is active and the clock is sourced as per *Figure 7*.
- When sampled as 1, the PLL is turned off, the oscillator is turned off, the PLL is bypassed and the clock is taken from the CLKI as a PLL bypass application mode (see PLL bypass on page 24). The SYNTCTRL register fields BYPASSPLLCORE, BYPASSPLLAD, BYPASSPLLFSK and STOPPLL, must all be written to zero to enable the PLL and connect it to the internal clock trees.

477

STV0903BAC Clock generation

### 4.4.2 Standby

Standby mode permits enhanced power saving.

The device enters standby mode when:

- the device powers up and the STDBY pin is tied to VDD
- the device recovers after a reset and the STDBY pin is tied to VDD
- the STANDBY bit in *SYNTCTRL* is set using the I<sup>2</sup>C bus.

In standby mode all the main functions are stopped except for the I<sup>2</sup>C bus which remains active awaiting new commands. When standby mode is invoked all clocks are turned off except the I<sup>2</sup>C clock. All pads retain their last programmed configuration. This means that any pin configured as push pull will continue to drain current. It is recommended to put the GPIOs in high-impedance state during standby.

### 4.4.3 Summary

*Table 7* summarizes the clock control registers.

Table 7. Clock generation registers

Function	Register	Field		
Stops all clocks except I <sup>2</sup> C		STANDBY		
Allows external clocks to access digital clock tree		BYPASSPLLCORE		
Allows external clocks to access ADCs clock tree	SYNTCTRL	BYPASSPLLADC		
Allows external clocks to access FSK clock tree	STATOTAL	BYPASSPLLFSK		
Turns off PLL and VCO		STOPPLL		
Selects reference input between CLKI and XTALI		SELOSCI		
Sets PLL division ratio	NCOARSE	MDIV		
Selects reference input between CLKI and the couple CLKI/CLKI2	FILTCTRL	BYPASS_APPLI		
Stop individual clock trees	STOPCLK1	See register description		
Stop individual clock trees	STOPCLK2	See register description		
Goes high if PLL is locked	PLLSTAT	PLLLOCKED		
ADC interface clock inversion (debug only)	FILTCTRL	INVCLK135		
FSK interface clock inversion (debug only)	FILTCTRL	INVCLKFSK		

Information classified Confidential - Do not copy (See last page for obligations)

### 4.5 **CLKOUT27**


CLKOUT27 is a pin which replicates the clock generated or re-generated through XTALI. It is a GPIO port and may be reconfigured. However, reconfiguration is not recommended.

The output is designed to minimise phase noise degradation and is compatible with driving MPEG decoder ICs. This pin is active as soon as power is applied and, if it has not been reconfigured, is unaffected by a hardware (or software) reset. In this way the system is protected from entering a deadlock state and may safely be used to drive the backend decoder.

8073291 Rev F 25/246

# 4.6 AUX\_CLK

Figure 11. Auxiliary clocks



There ia a programmable auxiliary clock. The source frequency is taken from the F135 domain then prescaled, divided and gated before being output though any of the programmable GPIO pins. The prescaler register *ACRPRESC* controls the prescaler.

### Programmable divider

Table 8. Prescaler ratios

Prescaler code (ACR_PRESC)	Division ratio (presc_div_ratio)
000	Reserved
001	2
010	16
011	128
100	1024
101	8192
110	65536
111	524288

Table 9. Divider ratios

Divider code (ACR_DIV)	Main divider (main_div_ratio)
0x00	256
0x01	1
0x02	2
0xFC	252
0xFD	253
0xFE	254
0xFF	255

Register ACRDIV field 7:0 is used for AUX\_CLK1.

f<sub>aux</sub> = F135 / (presc\_div\_ratio \* main\_div\_ratio)

Frequencies in the range 1 kHz to 135 MHz are achievable.

**\_**y/

STV0903BAC Demodulation

### 5 Demodulation

The demodulator block performs QPSK and 8PSKdemodulation according to DVB-S, legacy DirecTV<sup>TM</sup> and DVB-S2 specifications.


The input signal from the tuner is A-to-D converted on 8 bits. The DC offset, amplitude mismatch and quadrature error are corrected and the AGC signal level to the tuner is calculated. The carrier frequency offset is corrected. Then the signal is subsampled and Nyquist root filtered. The signal amplitude is controlled through the second stage (AGC2) block.

The headers are processed on a bloc by bloc basis, configuring the demodulator on-the-fly and giving the FEC information appropriate to the coding scheme. The pilots, when present, are used to help phase lock to the symbol stream. The signal is equalized, descrambled, and passed to the FEC.

An internal state machine controls the automatic acquisition of a channel with various entry points, including warm start (known symbol frequency, small carrier offset), cold start (known symbol frequency and large carrier frequency offset), and blind search (all parameters unknown).

It is possible to observe the internal IQ signal constellation with *ISYMB* and *QSYMB* controlled by *IQCONST*.IQSYMB\_SEL.

Figure 12. Demodulator block diagram



### 5.1 ADCs

The channel is digitally converted with an 8 bit dual ADC, working at least twice the symbol frequency, typically at 135 MHz.

The input is typically 2 V p-p differential for STB6100 tuner and 1Vp-p for STV6110A tuner.



Information classified Confidential - Do not copy (See last page for obligations)

Demodulation STV0903BAC

# 5.2 DC offset compensation, IQ mismatch and quadrature error correction

The applied DC offset correction may be read in register bits *IDCCOMP*.IAVERAGE\_ADJ and *QDCCOMP*.QAVERAGE\_ADJ. The maximum correction range is ±63 LSBs.

The bitfield *AGC1AMM*. AMM\_VALUE represents the value of the amplitude mismatch, and *AGC1QUAD*. QUAD VALUE quadrature error angle.

The amplitude correction capability is  $\pm 3.5$  dB, and the angle correction capability is  $\pm 14$  degrees. The amplitude correction applied is Q = I \* (1 - alpha) where -0.5 < alpha < +0.5. Alpha corresponds to the signed value of AMM\_VALUE. The corrections are applied to the RMS average.

These correction functions may be controlled through register *AGC1CFG* on page 117:

- DC compensation: bits DC\_FROZEN and DC\_CORRECT
- amplitude compensation: bits AMM\_FROZEN and AMM\_CORRECT
- quadrature compensation: bits QUAD\_FROZEN and QUAD\_CORRECT.

For each function, there are 3 possible modes:

- no correction
- frozen (parameter updating stopped but correction still applied)
- running (normal mode, reset default state).

### 5.3 AGC1 tuner level control

The tuner AGC reference value is set via *AGC1REF*.AGCIQ\_REF. This field represents the magnitude of the signal on 8 unsigned bits.

 $AGCIQ\_REF = sqrt((I^2 + Q^2)/2)$ 

The AGC time constant is set via *AGC1CN*.AGCIQ\_BETA, legal values are 1 (slowest) to 7 (fastest); 0 freezes the operation of the loop, that is, stops the AGC value from being updated (useful during debug).

The gain may be read in registers AGCIQINO and AGCIQIN1 (16 bits).

The AGC polarity may be inverted through the two registers *AGCRF1CFG*.

The output is pulse density modulated, and must be externally filtered with an appropriate low-pass filter before driving the tuner AGC input.



STV0903BAC Demodulation

### 5.4 Spectrum inversion

In order to facilitate hardware design, the IQ spectrum may be inverted at the input of the IC. This is useful for correcting IQ signal inversions between the tuner and STV0903. For example:

- TMGCFG.TUNER\_IQSWAP = 1 (swapped)
- TMGCFG.TUNER IQSWAP = 0 (no correction applied).

When demodulating DVBS2 signals, spectrum inversion is automatically managed by the control state machine. The state of the spectrum inversion may be interrogated via *PLHMODCOD*.SPECINV\_DEMOD.

When demodulating DVBS1/DirecTV signals the spectrum inversion is managed by the FEC state machine. The state of the spectrum inversion can be found by interrogating *FECM*.IQINV.

Spectrum inversion can be manually forced with DEMOD. SPECINV\_CONTROL.

### 5.5 Roll-off factor

The roll-off factor may be configured automatically or programmed manually. This selection is made via Px\_DEMOD.MANUALSX\_ROLLOFF (1 bit) for DVB-S1 and DTV and Px\_DEMOD.MANUALS2\_ROLLOFF for DVB-S2

If manual mode is selected the roll-off factor selected in ROLLOFF\_CONTROL is used.

If automatic mode is chosen the following happens. The roll-off is selected in ROLLOFF\_CONTROL[1:0] and used during the acquisition of the signal. Once the modulation type has been resolved the Nyquist filter is automatically switched according to:

- DVB-S2, the roll-off factor is read from the MAtype field of the BBHeader and may be observed in register MATSTR1 and MATSTR0 and Px\_TMGOBS.Px\_ROLLOFF\_STATUS (this is the definitive indicator).
- DVB-S, the roll-off factor is set to 35%.
- DIRECTV legacy, the roll-off factor is set to 20%.

# 5.6 AGC2 signal amplitude control

The AGC2 reference value is set via *AGC2REF*.AGC2\_REF. This field represents the magnitude of the signal on 8 unsigned bits.

AGCIQ REF =  $sqrt(I^2 + Q^2)$ 

The AGC2 time constant is set via *AGC2I0*.AGC2\_COEF, legal values are 1 (slowest) to 7 (fastest); 0 freezes the operation of the loop, that is, stops the AGC value from being updated.

The gain may be read in bit AGC2\_INTEGRATOR of registers AGC211-0.



Demodulation STV0903BAC

### 5.7 Timing loop

The timing loop core is a second order PLL controlled by two parameters, alpha and beta.

The timing loop has three states: coarse acquisition, fine acquisition and tracking. The execution through these modes when acquiring is controlled via a powerful state-machine described in *Section 5.13 on page 32*.

- Coarse acquisition: The coarse (and fine) search range may be specified in absolute frequency (manual mode) as defined in SFRUP1-0, (upper bound) and SFRLOW1-0 (lower bound). Alternatively, SFRUP and SFRLOW may be calculated (automatic mode) from SFRINIT1, SFRINIT0, SFRUPRATIO and SFRLOWRATIO. The scan mode (automatic/manual) is set in bit 7 of SFRUP1 and SFRLOW1. The boundary conditions depend on the algorithm chosen, see Section 5.13: Algorithmic entry points (AEP) on page 32. When a border is reached, the scanning is inverted or stopped; an interrupt may be raised when this occurs.
- Fine acquisition: a scanning range is defined automatically as a result of the coarse search. The fineness or speed of the scanning is controlled by parameter SFRSTEP.SFR\_SCANSTEP. During the initial search the DVBS alpha and beta parameters are used. The search step size is defined in register SFRINC.
- Tracking: once the modulation type has been identified the state-machine enters
  tracking mode loading the appropriate loop parameters. For tracking performance
  reasons separate alphas and betas are required for DVBS and DVB-S2. They are bits
  TMGALPHA\_EXP and TMGBETA\_EXP in registers RTC for DVBS/DirecTV and bits
  TMGALPHAS2\_EXP and TMGBETAS2\_EXP in registers RTCS2 for DVBS2.

When the state-machine has achieved lock the timing offset may be found in registers *TMGREG2*, *TMGREG1*, *TMGLOCK0*.

A further function allows the timing offset to be cancelled, that is, the value in registers TMGREG2-0 is set to zero and that in registers SFR2-0 is adjusted accordingly.

# 5.8 Timing lock detector

The timing lock indicator (register *DSTATUS*) is a value which is maximized when the timing is locked. Once locked it is a function of the C/N ratio and the roll-off factor of the transmitted signal, thus the timing lock thresholds need adjusting to optimize lock stability.

The timing lock indicator is filtered with a programmable time constant (register bit *TMGCFG*.TMGLOCK\_BETA) and is compared to two thresholds, *TMGTHRISE*.TMGLOCK\_THRISE and *TMGTHFALL*.TMGLOCK\_THFALL, in order to issue TMGLOCK\_QUALITY[1:0], a 2-bit lock indicator with hysteresis (register *DSTATUS*).

Lock is achieved when TMGLOCK > TMGLOCK\_THRISE (MSBs of TMGLOCK\_QUALITY), lock loss is declared when TMGLOCK falls below TTMGLOCK\_THFALL (LSBs of TMGLOCK\_QUALITY).



STV0903BAC Demodulation

### 5.9 Carrier loop

The carrier frequency and phase are corrected by a second order PLL when in tracking mode. During acquisition frequency detection is used:

The carrier loop has three states (same states as the timing loop): coarse acquisition, fine acquisition and tracking. The execution through these modes when acquiring is controlled via a powerful state-machine described in *Section 5.13 on page 32*.

- Coarse acquisition: a coarse frequency offset is identified. The speed and precision of the search is controlled via register *CARFREQ*. The limits of the coarse frequency search are defined in *CFRUP1*-0 and *CFRLOW1*-0. The search step is set in *CFRINC1*-0.
- Fine acquisition: the fine frequency offset is determined using a frequency offset detector. The timer constant of the frequency offset detector is defined in CARFREQ.BETA\_FREQ. Once the frequency has been determined a phase tracking loop is engaged. The loop parameters are ACLC and BCLC. If a DVB-S signal is not resolved, a reading of the DVB-S2 header is conducted. The state machine then goes on to fine tune the DVB-S2 acquisition by averaging the frequency offset over many headers. The register CARHDR.K\_FREQ\_HDR controls this process.
- Tracking: for tracking performance reasons separate alphas and betas are required for DVBS and DVB-S2.
  - DVBS and DirecTV: loop coefficients are alpha on register ACLC and beta on register BCLC.
  - DVBS2: loop coefficients are alpha and beta in registers ACLC2S2Q, ACLC2S28 respectively, for QPSK (data, pilots and PLHeader symbols), and 8PSK.

# 5.10 Carrier lock detector (DVBS/DirecTV only)

A lock indicator is provided for DVBS and DirecTV modes only. The lock indicator is based on an accumulator which is maximized when locked to a QPSK signal. The accumulator value may be found in registers *LDI*. This level depends on the current CNR as well as the lock state. Thus, settings adapted for specific code-rates may be required. This value is permanently compared to a programmable threshold set in registers *LDT* (the lock acquired threshold) and *LDT2* (the lock lost threshold). The result is given in *DSTATUS*.CAR\_LOCK flag.

When the CAR\_LOCK flag is set, the frequency detector is automatically disabled and the demodulator starts phase tracking.

# 5.11 Equalizer

An equalizer allows for the compensation of echoes on the cable, and/or imperfect channel filtering.

The equalizer converges and tracks (updates) automatically. No operator intervention is required. The equalier is divided into 2 parts DFE and FFE. The update speed of the DFE part is determined in register

Px\_EQUALCFG.PX\_MU\_EQUALDFE. The equalizer may be switched on or off with bit Px\_EQUAL\_ON, or may be frozen with bitfield PX\_MU\_EQUALDFE = 0.

577

8073291 Rev F 31/246

Demodulation STV0903BAC

The update speed of the FFE part is determined in register Px\_FFECFG.PX\_MU\_EQUALFFE. The equalizer may be switched on or off with bit Px\_EQUALFFE\_ON, or may be frozen with bitfield PX\_MU\_EQUALFFE = 0.

### 5.12 Tuner control

The favoured method of tuner operation is via external driver; ST supplied low level 'application (LLA) drivers or STTUNER software are available on request.

The I2C repeater bus must be configured as described in *Chapter 3.6 on page 19*.

# 5.13 Algorithmic entry points (AEP)

The demodulator is managed by a powerful but flexible state machine. The basic method of usage is to initialize the necessary parameters and then start the state machine at the appropriate point. These starting points are known as the algorithmic entry points (AEPs).

Register field *DMDISTATE*.I2C\_DEMOD\_MODE is used to set the AEP which determines the type of search to be used, the material to be involved and hence the parameters that have to be initialized. Most of the initial parameters will be retained after the completion of an acquisition cycle and need only be set once. Refer to *Section 5.7: Timing loop* and *Section 5.9: Carrier loop* for setting the loop coefficients and search boundaries.

When using the state-machine the two most important parameters are:

- CFRINIT1-0: initial carrier offset
- CFRINIT1-0: initial symbol rate.

Once these parameters are set up, the acquisition may be launched by writing the appropriate AEP value to *DMDSTATE*.I2C\_DEMOD\_MODE.

The symbol rate search limits may be set either automatically or defined manually.

The automatic mode is invoked by default after a reset.

In automatic mode the symbol rate boundaries are expressed as a percentage of the initial symbol rate (+/- 25% at reset). The symbol rate range boundaries may be finely adjusted by programming SFRUPRATIO (0xF455) and SFRLOWRATIO (0xF456).

In manual mode the boundaries are expressed as absolute symbol rate values. Manual symbol rate search is invoked by setting *CFRUP1*:AUTO\_GUP (0xF460[7]) = 0 and *SFRLOW1*:AUTO GLOW (0xF462[7]) = 0

The hard symbol rate boundaries may then be programmed in

CFRUP1-0:SFRUP (0xF460,0xF461[14:0]) and

CFRLOW1-0:SFRLOW (0xF462,0xF463[14:0]).

The AEP (I2C\_DEMOD\_MODE) values:



Information classified Confidential - Do not copy (See last page for obligations)

STV0903BAC Demodulation

### **Blind Scan**

Symbol rate, carrier offset and modulation unknown; demodulator will lock to the nearest channel:

- 0x00: zero offset start:
  - Required values are CFRINC1-0.
  - CFRINC1-0 is the carrier frequency step size used in the carrier frequency search algorithm. Register SFRINIT1-0 is automatically loaded with the value of CFRINC1-0. CFRINIT1-0 is automatically set to zero offset at the start of the search.
  - Demodulator will then attempt to find the symbol rate, carrier offset, modulation type (DVBS2, DVBS or DirecTV) and code rate.
  - If the demodulator does not find a signal at that frequency the state-machine restarts with a new value of CFRINIT1-0 and expands, with step given by register CFRINC1-0, from the initial frequency using a zig-zag algorithm until a signal is found or the boundaries reached. The value of CFRINC1-0 must be small to capture narrow channels.
- 0x01: best guess start:
  - Same as 0x00 except CFRINIT1-0 and SFRINIT1-0 are given as approximate start values.

### Cold start:

Carrier offset unknown, symbol rate known:

- 0x15: zero offset start:
  - PROGRAM SFRINIT1-0.
- 0x05: best guess start:
  - Same as 0x15 but current SFR used as start point.

### Warm start

Carrier offset known, symbol rate known:

- 0x18: zero offset start:
  - SFR and CFR are used as start point. CFRINIT1-0, SFRINIT1-0 are required to set limits.

### **Others**

- 0xA: As per 0x18 but for DVBS1/ legacy DIRECTV only
- 0xB: As per 0x18 but for DVBS2 only
- 0x1C: demod stop
- 0x1F: reset demod state-machine
- 0x14: next channel:
  - Nothing to program before launching.
  - The demodulator finds the next channel (or preceding channel according to selected search direction). The search is linear (not zig-zag). Direction of search is given by CFRICFG.NEG\_CFRSTEP.
- 0x11: bandwidth scan:
  - Analogue tuner bandwidth is searched for channels (useful for low symbol rates).

8073291 Rev F 33/246

Demodulation STV0903BAC

### 5.14 Results FIFO

It is possible to observe final and intermediate working results in the demodulator. After each channel is acquired, results are stacked in a FIFO (accessed by registers *DMDRESDATA7..0*). These registers contain all of the important data found by the demodulator:

- symbol rate
- carrier offset
- tuner frequency
- modulation type / code (DVBS2, DVBS or DirecTV with their roll-off, mapping, puncture rate and spectrum inversion) or tag "Undecodable Channel" (giving important data to correct any problem).

"Undecodable Channel" tag indicates that there is clearly something at this position but the demodulator could not determine its code (too much noise or unknown code). For instance, analog channels are tagged "Undecodable Channel".

The FIFO is used by the auto-scan AEP (0x11 and 0x1B, see below) to stack its results.

There are up to 15 results (current number given by <u>DMDRESDATA7..0.DMDRES\_RESNBR</u>) so, the stacked results must be regularly de-stacked.

A facility exists to pause the demodulator when the stack becomes full.

### 5.15 Interrupt controller

The demodulator can generate interrupt signals for the host processor for the following events:

- AGC1, AGC2, carrier offset and/or symbol rate overflow -> no signal
- no signal after coarse search (blind search)
- undecodable channel (timing lock but impossible to determine if it is a DVBS2, DVBS or DirecTV signal)
- undecodable channel (no timing lock)
- DVBS2 lock
- DVBS2 delock
- DVBS/DirecTV lock
- DVBS/DirecTV delock
- autoscan done
- carrier offset is out of CFRUP1-0 to CFRLOW1-0 limit and/or symbol rate is out of SFRUP1-0 and SFRLOW1-0 limit
- results FIFO is full
- results FIFO is almost full.

The cause of the last interrupt is given on field *DMDFLYW*.I2C\_IRQVAL. Previous interrupt events are overwritten.



STV0903BAC Demodulation

### 5.16 Noise indicators

Two methods of measuring noise are available:

 Data: measures the absolute noise on all data symbols (but not on pilots, PLHeader or DummyPL frames). This is the only relevant measurement for a DVBS/DirecTV signal. The value of the indicator is a monotonic function of the noise, and must be corrected by look-up table in the host. This method is compatible with ST legacy demodulators.

Header: measures the noise on the pilot/header and DummyPL frames (if any). The
measurement needs to be averaged over a large number of blocs to be precise. The
value is directly proportional to the noise power. This method is more accurate when
measuring DVB-S2 signals.

A number of methods of reading the noise value are provided. They include the raw noise magnitude, the noise power, noise normalized to the signal level and a quadratic value where the square of the noise level is ratioed with the signal power (equivalent to CNR). The measurements may be found in the following registers:

- NOSDATAT1-0: absolute raw noise level measured on data only
- NOSDATA 1-0: square of the raw noise level (noise power) measured on data only
- NOSPLHT1-0: absolute raw noise level measured on headers only
- NOSPLH1-0: square of the raw noise level (noise power) measured on headers only
- NNOSDATAT1-0: normalized noise level (raw computed value divided by agc2\_ref) measured on data only
- NNOSDATA1-0: normalized square of the raw noise level (noise power divided by agc2\_ref<sup>2</sup>) measured on data only (CNR)
- NNOSPLHT1-0: normalized noise level (raw computed value divided by agc2\_ref) measured on headers only
- NNOSPLH1-0: normalized square of the raw noise level (noise power divided by agc2\_ref<sup>2</sup>) measured on headers only (CNR).



### 6 DVB-S forward error correction

### 6.1 FEC modes, status and error reporting

By default the appropriate FEC (DVB-S1 or DVB-S2) is automatically selected by the demodulator (observable and controllable by register bit *DMDCFGMD*.DVBS1\_ENABLE) depending on the mode discovered during acquisition.

The viterbi decoder is configured through register *FECM*. By default it automatically switches between DVB-S and legacy DirecTV<sup>TM</sup> modes (result observed with bit DSS\_DVB). This automatic feature may be disabled if bit DSS\_SRCH is reset, DSS\_DVB becoming the control bit. As an option (only for special uses), the sync byte search can be de-activated (with SYNCVIT) and IQ swap can be enforced (register bit *DEMOD*.SPECINV\_CONTROL).

The read-only registers *VSTATUSVIT* report the viterbi status (active, locked, sporadic delock events). Register bitfields *VITCURPUN*.VIT\_CURPUN report the puncture rate found. The modulation scheme is always QPSK.

Register bitfields *VERROR*.REGERR\_VIT report a ratio of the average number of bit errors the viterbi decoder has found and corrected over a predefined interval. The number of bits used for averaging can be programmed through the *VAVSRVIT*.SNVIT field. A maximum mode (*VITSCALE*.VERROR\_MAXMODE set) reports the maximum REGERR\_VIT (register *VERROR*) value (the peak) encountered.

When decoding DirecTV legacy signals which are highly loaded by null packets (more than around 50%), a feedback from the reed-solomon decoder is invoked. This feedback may be disabled through *VITSCALE*.DIS\_DTV67\_FLOCK.

For information, viterbi decoder mode results (puncture rate, DVBS/DirecTV, IQ swap status) are stacked in the results FIFO of the demodulator.

477

#### 6.2 Viterbi decoder

The convolution codes are generated by the polynomial  $G_x = 171$  bytes and  $G_y = 133$  bytes in both DVB-S and legacy DirecTV modes.

The viterbi decoder computes the metrics of the four possible paths for each symbol, proportional to the square of the euclidian distance between the received I and Q and the theoretical symbol value.

The following puncture rates have been implemented in both DVB-S and legacy DirecTV modes:

- 1/2
- 2/3
- 3/4
- 5/6
- 6/7
- 7/8.

To optimize search time the allowed rates can be enabled or disabled by programming register *PRVIT*.

Note:

To minimize the viterbi search time, the puncture rates 3/4, 5/6, 7/8 can be disabled in legacy DirecTV mode. In DVB-S mode, the puncture rate 6/7 can be disabled.

A search algorithm acquires the puncture rate and phase, the resulting signal path error rate is compared to a programmable threshold. If it is greater than this threshold, another phase (or another rate) is tried until an acceptable error rate is obtained. Therefore the search algorithm steps through phases and puncture rates until an error rate below the threshold is found. The error threshold can be set for each puncture rate (registers *VTH12*, *VTH23*, *VTH34*, *VTH56*, *VTH67*, *VTH78*).

The viterbi software decision processing can be scaled through registers *KDIV12*, *KDIV23*, *KDIV34*, *KDIV56*, *KDIV67*, *KDIV78*. It is recommended to use the reset values unless STMicroelectronics recommends other values.

# 6.3 Synchronization

The DVB packet length, after inner decoding, is 204 bytes. The sync word is the first byte of each packet. Its value is 0x47, but this value is complemented (inverted) every eight packets. In the legacy DirecTV system, the packet length is 147 bytes and the sync word a constant, 0x1D.

When the puncture rate and its phase have been found, a sync word search is started. An up/down sync counter counts whenever a sync word is recognized with the correct timing, and counts down during each missing sync word. This counter is bounded by a programmable maximum (register bitfield *VAVSRVIT*.HYPVIT). When this value is reached, bit *VSTATUSVIT*.LOCKEDVIT is set. When the event counter counts down to 0, this flag is reset.

The time-out period for this sync word search is selectable through register bitfield *VAVSRVIT*.TOVVIT.

This lock definitively locks the demodulator.



#### 6.4 Convolutive de-interleaver

In DVBS mode, the convolutive de-interleaver is 17 x 12. The period of 204 bytes per sync byte is retained. In the legacy DirecTV system the convolutive de-interleaver is 146 x 13, and also a period of 147 bytes per sync byte. The de-interleaver can be bypassed (see register bit *TSSTATEM*.TSDIL\_ON).

#### 6.5 Reed-solomon decoder and descrambler

The input blocks are 204 bytes long with 16 parity bytes in DVB mode. The sync byte is the first byte of the block. Up to eight byte errors can be fixed.

The code generator polynomial is:

$$g(x) = (x - \omega^0)(x - \omega^1)...(x - \omega^{15})$$

over the galois field generated by:

$$x^8 + x^4 + x^3 + x^2 + 1 = 0$$

Energy dispersal descrambler (DVBS only) and output energy dispersal descrambler generator:

$$x^{15} + x^{14} + 1$$

The polynomial is initialized every eight packets with the sequence 100 1010 1000 0000. The sync words are unscrambled. The descrambler activity is controlled by register bit *TSSTATEM*.TSDESCRAMB\_ON. Descrambler is activated (or de-activated) only if the regular presence of an inverted sync word each 8 packets is detected.

The reed-solomon decoder correction is controlled through bit *TSSTATEM*.TSRS\_ON.

Finally the demodulated and decoded data is presented to the transport stream manager.

### 7 DVB-S2 forward error correction

#### 7.1 Introduction

This block includes three main functions:


- LDPC decoder
- BCH decoder
- packet delineator.

The DVBS2 LDPC/BCH decoder has an input interface and a single output interface. The data coming from the single demodulator is multiplexed and decoded by the LDPC engine. After decoding, the packet delineator does DVBS2 de-framing before sending data to the output transport stream manager.

The architecture is such that, for a given clock frequency, the maximum input bandwidth is equal to, approximately, 70% of the clock frequency, in bits/s. Thus, for a 270 MHz clock, we may present a maximum of 190 Mbit/s at the entry of the FEC decoder.

### 7.2 Architecture

Figure 13. DVB-S2 FEC architecture



# 7.3 Features summary

LDPC/BCH decoder

The DVB-S2 FEC block can decode an input stream. When a frame is ready, it is processed in the LDPC decoder, then in the BCH decoder and finally output to the transport stream.

LDPC decoder

The LDPC decoder can decode normal frames (normal frame = 64800 bits) and 8 code rates (1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9 and 9/10).

BCH decoder

In addition the BCH decoder is able to correct up to 12 bits for code rates where more than 192 redundancy bits are available. As such, correction is only possible up to 10 bits for 2/3 and 5/6 code rates, and only up to 8 bits for 8/9 and 9/10 code rates.

Packet delineator

The packet delineator is used for descrambling, checking the integrity of BBFrame headers, processing the cache and data fields and providing a lock indicator.

#### 7.3.1 Single input functional description

- normal FEC frame (64800 bits) with 11 different code rates
- de-interleaving on 8PSK, with inversion for 8PSK 3/5
- bit rate up to 190 Mbit/s.

#### 7.4 LDPC/BCH decoder

This FEC is capable of decoding DVB-S2 CCM signals. It performs:

- bit de-interleaving
- inner code decoding (LDPC)
- outer code decoding (BCH).



### 7.4.1 Supported MODCODs

The LDPC decoder supports MODCOD 4 to MODCOD 17 in normal FEC frame (64800 bits).

Table 10. MODCOD encoding

Mode	MOD COD	Mode	MOD COD	Mode	MOD COD	Mode	MOD COD
QPSK 1/4	1 <sub>D</sub>	QPSK 5/6	9 <sub>D</sub>	8PSK 9/10	17 <sub>D</sub>	32APSK 4/5	25 <sub>D</sub>
QPSK 1/3	2 <sub>D</sub>	QPSK 8/9	10 <sub>D</sub>	16APSK 2/3	18 <sub>D</sub>	32APSK 5/6	26 <sub>D</sub>
QPSK 2/5	3 <sub>D</sub>	QPSK 9/10	11 <sub>D</sub>	16APSK 3/4	19 <sub>D</sub>	32APSK 8/9	27 <sub>D</sub>
QPSK 1/2	4 <sub>D</sub>	8PSK 3/5	12 <sub>D</sub>	16APSK 4/5	20 <sub>D</sub>	32APSK 9/10	28 <sub>D</sub>
QPSK 3/5	5 <sub>D</sub>	8PSK 2/3	13 <sub>D</sub>	16APSK 5/6	21 <sub>D</sub>		
QPSK 2/3	6 <sub>D</sub>	8PSK ¾	14 <sub>D</sub>	16APSK 8/9	22 <sub>D</sub>		
QPSK 3/4	7 <sub>D</sub>	8PSK 5/6	15 <sub>D</sub>	16APSK 9/10	23 <sub>D</sub>		
QPSK 4/5	8 <sub>D</sub>	8PSK 8/9	16 <sub>D</sub>	32APSK 3/4	24 <sub>D</sub>		

#### 7.4.2 Iteration control

The number of iterations carried out by the LDPC can be scaled up or down to optimize throughput, decoder performance, and power dissipation for a given application, depending on the operating frequency.

The number of iterations are programmed by the registers *NBITER\_NFx*. The trailing number of the register name is the MODCOD number (see *Table 10*).

### 7.4.3 Input gain

For each modulation (QPSK, 8PSK) and each code rate (1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10), it is possible to change the input gain applied on the input software decision values of the LDPC. This is programmable by the registers *GAINLLR\_NFx* and. Reset values correspond to a gain equal to 1. The 7-bit register value allows a gain between 0 and 4 (that is, from 0 to 127 / 32).

#### 7.5 Packet delineator

This block manages the interface between the DVBS2 channel and the transport stream output.

The control and monitoring registers of this block are in the address range 0xF550-0xF56F. The control registers are *PDELCTRL1*-2 and the block status can be monitored with registers *PDELSTATUS1*-2.

The main functions are:

- Descrambling: recovery of BBFRAME.
- Base band frame header (BBH) integrity checking: cyclic redundancy checksum (CRC 8 bits) validation.
- Lock monitoring: consecutive valid blocks are detected and compared with threshold registers with lock hysteresis.
- Header processing and transport stream filtering: BBH fields are stored and communicated to the transport stream block.
- Data field processing: this process extracts and generates standard user packets.
   Payload CRC computation and sync byte insertion are made on the fly.
- SYNCD estimation: in the case of corrupted BBHEADER the SYNCD is calculated.

### 7.5.1 Descrambling

The complete DVBS2 BBFRAME received from the FEC decoder is de-scrambled. The descrambling sequence is synchronous with the BBFRAME, starting from the MSB and ending after Kbch bits.

The (de) scrambling sequence is generated by the feed-back shift register. The polynomial for the pseudorandom binary sequence (PRBS) generator is:

$$1 + X14 + X15$$

Loading of the sequence (100 1010 1000 0000) into the PRBS register, is initiated at the start of every BBFRAME.

### 7.5.2 Baseband frames header (BBH) integrity checking

The useful part of the incoming stream (excluding the sync byte) is processed by a systematic 8-bit CRC encoder. The generator polynomial is:

$$g(X) = (X5 + X4 + X3 + X2 + 1)(X2 + X + 1)(X + 1) = X8 + X7 + X6 + X4 + X2 + 1$$

The CRC encoder output is computed as: CRC = remainder [X8 u(X): g(X)] where u(X) is the input sequence (data, 8 bits) to be systematically encoded.

The number of erroneous frames is available in BBFCRCKO1-0.

#### 7.5.3 Lock monitoring

This block uses the BBHEADER CRC check result to dive an up/down counter. The counter counts up whenever a CRC check is correct, and counts down if not correct. If this counter is above *HYSTTHRESH*.DELIN\_LOCK\_THRESHOLD, *PDELSTATUS1*.PKTDELIN\_LOCK is set. If it goes below *HYSTTHRESH*.UNLOCK\_THRESHOLD, it is reset.

The *PDELSTATUS1*.FIRST\_LOCK register is simpler. Once its value has been reached it is set and indicates that the packet delineator has started to treat frames.

42/246 8073291 Rev F



#### 7.5.4 Header processing and transport stream filtering

A dedicated mechanism identifies the incoming streams based on the MATYPE information. A fixed length base-band header (BBHEADER) of 10 bytes is inserted in front of the data field, describing its format. The MATYPE can be found in the read-only register *MATSTR1*-0.

MATYPE (2 bytes) describes the input stream format, the type of mode adaptation and the transmission roll-off factor. All the stream information fields are stored in registers *MATSTR1-0*, *UPLSTR1-0*, *DFLSTR1-0*, *SYNCSTR* and *SYNCDSTR1-0*.

SIS/MIS (1 bit) describes whether there is a single input stream or multiple input streams. If SIS/MIS = multiple input stream, then the second byte is the input stream identifier (ISI), otherwise the second byte is reserved.

In the case of multiple input streams, ISI filtering can be activated. In this case only BBFRAMES with the correct ISI will be forwarded to the transport stream.

### 7.5.5 Data field processing

The packets are assembled into groups of the appropriate byte length (including sync bytes). For example, MPEG packets are assembled into groups of 188 bytes.

A CRC is computed for each packet which provides the ERROR signal on the transport stream output.

#### 7.5.6 SYNCD estimator

In case of failure of BBHEADER CRC check it is assumed the BBHEADER is corrupted. This means the SYNCD value must be considered as potentially wrong. In this case SYNCD is estimated. The object being to ensure the integrity of the shared packet between the previous BBFRAME and current (corrupted) BBFRAME.

#### 7.5.7 BCH check

A final frame verification, based on the BCH check result, has been implemented. If one single arror occurs anywhere in the frame the entire frame willbe rejected. This service was made available because occasionally errors may occur in the BB header that fool the relatively weak CRC check.

For BCH check on: PDELCTRL2[bit 0]=1, PDELCTRL3[bit 5]=1. For BCH check off: PDELCTRL2[bit 0]=0, PDELCTRL3[bit 5]=0.

47/

# 8 Transport stream interface


The transport stream (TS) interface takes data from the DVB-S2 or legacy reed-solomon forward error correctors and formats the data for transmission to the back-end decoder.

Only TS3 is supported. TS3 can be configured in serial or parallel mode.

## 8.1 Transport stream overview

The block diagram of the TS block is shown in Figure 14 below.

Figure 14. Main transport stream diagram



# 8.2 Transport stream output processing

The stream may be formatted with or without sync bytes or header bytes and the output rate may be controlled manually or adjusted automatically.

Register *TSINSDELH* allows the sync and header bytes in an MPEG packet to be removed. This is useful when using external bit error rate test equipment.

The TS line is configured by *TSCFGH*/M/L registers.

The TS interface is DVB-CI compliant but also supports some extended behavior.

#### 8.2.1 General

The transport bus is made of the following pins: CLKOUT, STROUT, DPN, ERROR and D7 to D0 in parallel mode or only D7 in serial mode.

After a hardware reset, the transport bus is set to high impedance (disabled) and must be configured to low impedance (enabled) by programming register *OUTCFG*. TS3 can be serial or parallel. For TS3, there are two control bits to configure the pins; one for the serial part (control signals + data 7) and one for the data bits 6:0.

44/246 8073291 Rev F

Confidentia

The transport stream is activated when one of the FEC decoders outputs valid data. The transport stream remains active until lock loss is detected.

The DPN (data valid / parity negated) pin is high when payload data is being output from the FEC. The DPN signal is low when redundant data is present (redundant data can be the parity data or rate regulation stuffing bits).

Data is regulated by both CLKOUT and DPN. There are two regulation modes known as 'data valid' and 'envelope'. The data valid mode uses a continuous clock and selects valid data on DPN. The envelope mode indicates the periods of valid data on DPN and then uses a punctured clock for rate regulation. The regulation mode is selected by register bit *TSCFGH*. TSFIFO DVBCI (1 for a data valid mode, 0 for the envelope mode)

The polarity of the TS signal is selected with bit XOR of corresponding IO configuration register. It makes sense to invert the polarity only for the CLKOUT signals, so the change can be done with bit CLKOUT3\_XOR of the register *CLKOUT27CFG*. CLKOUT\_XOR = 0 the output signals are valid on the rising edge of the CLKOUT signal (on the falling edge if CLKOUT\_XOR = 1).

#### 8.2.2 Data rate control

The TS interface controls the output data rate. Padding bits are generated automatically according to the instantaneous bit rate and actual output data rate. The configuration is set in field TSFIFO\_MANSPEED. Four modes are provided, three of them are fully automatic and the fourth allows manual control of the regulation. The fully automatic mode is recommended, see *Table 11*.

Table 11. TSFIFO\_MANSPEED configuration

TS Rate Control Mode	TSFIFO_MANSPEED
Manual	11
Fully automatic	00
Conservative automatic	01
Dynamic automatic	10

For all configurations, the output data rate is:

- serial interface, data rate = bit rate = Mclk \* 32 / TSFIFO OUTSPEED
- parallel interface, data rate = byte rate = Mclk \* 4 / TSFIFO\_OUTSPEED

where Mclk = 135 MHz, and TSFIFO\_OUTSPEED is the field of the register *TSSPEED*. The speeds allowed are summarized in *Table 14*. If the value of TSFIFO\_OUTSPEED is less than allowed, it will be clipped to the minimum allowed value.

Table 12. TS allowed speeds

TS mode	Min rate	Max rate
Serial	17 MHz TSFIFO_OUTSPEED = 0xFF	135 MHz TSFIFO_OUTSPEED = 0x20
Parallel	4.25 MHz TSFIFO_OUTSPEED = 0xFF	67.5 MHz TSFIFO_OUTSPEED = 0x08

Some TSFIFO\_OUTSPEED values can create a clock with a duty cycle not equal to 50%. To ensure a clock duty cycle of 50%, the bit TSFIFO\_DUTY50 of the register *TSCFGH* can be set. It will constrain TSFIFO\_OUTSPEED to be:

- a multiple of 32 in serial mode
- a multiple of 4 in parallel mode.

#### **Automatic mode (recommended)**

In this case, the chip computes TSFIFO\_OUTSPEED from these data:

- packet rate
- header and footer (if any) signalling rate
- reed-solomon parity (if any) rate.

The packet rate equations are

```
DVBS1, packet rate = SR * mapping * PR / UPL

DVBS2, packet rate = SR * DFL * (NPDav + 1) / (PLFL * UPL)
```

#### where:

SR = symbol rate

Mapping = 2 for QPSK, 3 for 8PSK, etc.

PR = puncture rate

UPL = packet length in bit (for example, 204x8 in DVBS1)

DFL = datafield length

PLFL = PLFrame length

NPDav = mean value of NPD byte if MATYPE/NPD = 1 or 0 if MATYPE/NPD = 0.

In automatic mode the chip recomputes TSFIFO\_OUTSPEED after any change in one parameter involved in the equations.

#### Other automatic modes

Not recommended.

#### Manual mode

In manual mode, the user sets the desired speed with by programming the TSFIFO\_OUTSPEED register. Should the required data rate exceed the capacity, the start of the next packet will overwrite the end of the current packet.

### 8.2.3 Latency Control

In the STV0903 the total latency from the signal entering the pins IQ to the output on one of the transport stream bus is controlled, fixed and known, see *Table 13*.

Table 13. Chip total latency

Mode	Total latency <sup>(1)</sup>
Legacy DVBS1/DTV	26675 symbols
DVBS2	73332 symbols

<sup>1.</sup> these values might change slightly.

8073291 Rev F

46/246

## 8.3 Serial output modes

In serial mode the data is output MSB first. The serial mode supports both rate regulation modes in the following way.

- Serial output mode with pin DPN used as data valid signal for discriminating between wanted data and "don't care" bits, Figure 16 and Figure 18.
  - In this mode, the CLKOUT clock signal is continuous. The desired rate is obtained by skipping the unwanted data using the DPN signal. The 'holes' in DPN signal are automatically inserted with regards to both the actual data payload rate (including the parity bits when present) and the CLKOUT frequency.
- Serial output mode uses the DPN signal as an envelope for the valid data section of the transport stream; the CLKOUT signal is then interrupted ('punctured' in order to skip the unwanted data Figure 17 and Figure 19.

In this mode, the DPN data valid signal is used as an envelop to the useful data, excluding the parity bits. The CLKOUT signal is used to reach the actual payload rate: holes are automatically inserted in the regular periodic clock signal to adjust the mean frequency to the desired payload rate.

The STROUT pin is high during the first bit of the packet payload.

The rate compensation mode (TSCFGH:TSFIFO\_DVBCI bit) is set as in Table 14

Table 14. Rate compensation mode settings

	Serial1 mode = data valid	Serial2 mode = envelope
TSFIFO_DVBCI	1	0

Figure 15. Serial output interface (CLKOUT\_XOR = 1), data valid




Figure 16. Serial mode options in valid data section (CLKOUT\_XOR = 0), data valid




Figure 17. Serial output interface (CLKOUT\_XOR = 1), envelope





Figure 18. Serial mode options in valid data section (CLKOUT\_XOR = 0), envelope



48/246 8073291 Rev F

# 8.4 Parallel output modes

The STV0903 features two different parallel output modes.

- ST back-end (recommended mode). CLKOUT is held high or low (depending on register bit TSCFGH.TSFIFO\_DVBCI) for unknown data sections, see Figure 19 on page 49 and Figure 21 on page 50.
- DVB-CI. Where DPN is held high or low (depending on register bit CLKOUT27CFG.CLKOUT\_XOR) for unknown data sections, see Figure 20 on page 50 and Figure 22 on page 50.

In both parallel output modes, the STROUT pin is high during the first byte of the packet.

The rate compensation mode (TSCFGH.TSFIFO\_DVBCI bit) is set as in Table 15.

Table 15. Rate compensation mode settings

	DVB-CI	ST Back-end
TSFIFO_DVBCI	1	0






Figure 20. DVB-CI output interface (CLKOUT\_XOR = 0)




Figure 21. ST back-end in valid data section (CLKOUT\_XOR = 0 example)





Figure 22. DVB-CI in valid data section (CLKOUT\_XOR = 0)



50/246 8073291 Rev F

# 9 DiSEqC 2.x interface

#### 9.1 Introduction

The STV0903 integrates one DiSEqC 2.x interface to communicate to an LNB.

### 9.2 Transmit DiSEqC interface

The transmit DiSEqC interface simplifies the real-time dialog between the microprocessor and the LNB. Using the I<sup>2</sup>C bus, the microprocessor fills an 8-byte FIFO (register *DISTXDATA*), and then transmits the data by modulating the DiSEqC transmit clock. The transmit clock frequency is set via register *F22TX*.

Three status signals are available on the I<sup>2</sup>C bus (register *DISTXSTATUS*):

- TX\_IDLE (transmitter is waiting)
- TXFIFO\_BYTES (remaining bytes in FIFO)
- FIFOFULL FIFO full.

### 9.2.1 Typical byte transfer loop

- DIS\_PRECHARGE is set to 1 (register DISTXCTL) to put the transmitter in a wait state.
- 2. One to eight bytes can be transferred by writing to the FIFO.
- 3. DIS\_PRECHARGE is set to 0 and the transmitter begins sending data.
- 4. To transfer more than eight bytes, the FIFO must not be full: FIFOFULL = 0. Use the equation
  - (8 TXFIFO\_BYTES) to calculate the number of bytes that can be stored.

Note: 1 Before starting, the FIFO is empty (TX\_IDLE = 1, TXFIFO\_BYTES = 0, FIFOFULL = 0) and is in an idle state.

- 2 If DIS\_PRECHARGE is set to 0, transfer begins as soon as a byte is written to the FIFO. TX IDLE = 0 during the transmission.
- 3 After the last transmitted byte, the interface returns to an idle state (TX\_IDLE = 1.)

#### 9.2.2 Transmit format

There are two modes for DiSeqC output; modulated and envelope. The mode is selectable from register bit *DISTXCTL*.DISTX\_MODE. In the modulated mode the output is a gated 22 kHz square wave signal. In the envelope mode the tone is replaced by a logic high, A logic low replaces 'no tone'.

When the modulation is active, the DiSEqC output is forced alternatively to  $V_{DD}$  and  $V_{SS}$  levels.

#### **Byte format**

- Idle state: no modulation is present at the output.
- Byte transmission: the byte is sent (MSB first) and is followed by an odd parity bit.
   A byte transmission is therefore a 9-bit serial transmission with an odd number of ones.

Each bit lasts 33 periods of F22 and the transmission is PWM-modulated.

8073291 Rev F 51/246

#### Transmission of ones

During the transmission of ones, modulation is active for 11 pulses, then inactive for 22 pulses (1/3 PWM).

#### **Transmission of zeros**

There are two sub modes controlled by register bit *DISTXCTL*.DISTX\_MODE:

- DISTX\_MODE =010: modulation is active for 22 pulses, then inactive for 11 pulses (2/3 PWM)
- DISTX\_MODE =011: modulation is active for 33 pulses (3/3 PWM)
- DISTX\_MODE =100: modulation is active for 22 pulses, then inactive for 11 pulses (2/3 PWM) in envelop mode
- DISTX\_MODE =101: modulation is active for 33 pulses (3/3 PWM) in envelop mode.

Schematic showing bit transmission (modulated mode)





Figure 24. Schematic showing bit transmission (envelop mode)



8073291 Rev F 52/246

#### 9.2.3 DiSEqC modes SA, SB and continuous

 Mode SA: unmodulated tone burst. Set DISTX\_MODE = 011 and write one byte of value 0x00 to the Tx FIFO. The parity bit is automatically set to 1. As a result, the output signal is a continuous tone of 12.5 ms.

- Mode SB: modulated tone burst. Set DISTX\_MODE = 010 and write one byte of value 0xFF to the Tx FIFO. The parity bit is automatically set to 1. As a result, the output signal is nine 0.5 ms bursts, separated by eight 1 ms intervals.
- Continuous mode: continuous tone burst. Set DISTX MODE to 000.


### 9.2.4 Transmit burst gap control

The backward compatibility of DiSEqC requires a 15 ms gap after a tone burst sequence. To meet this a programmable gap between busts is implemented.

To enable the gap timer set *DISTXCTL*.TIM\_OFF (timing offset) to 1.

#### Gap between bursts

Figure 25. Gap between bursts



Register *DISTXSTATUS*.GAP\_BURST flag is set at the beginning of the transmission and remains high until the gap timer has expired.

The length of the gap between busts is defined by *DISTXCTL*.TIM\_CMD:

TIM\_CMD (DISEQC[5:4]): 00: number of 22 kHz periods = 330 = 15 ms

01: number of 22 kHz periods = 440 = 20 ms

10: number of 22 kHz periods = 550 = 25 ms

11: number of 22 kHz periods = 660 = 30 ms



## 9.3 Receive DiSEqC interface

The DiSEqC receive interface is composed of:

- an analog input with bypassable 1-bit analog-to-digital conversion
- digital filtering for envelope detection
- digital processing providing received byte extraction and stacking in FIFO, status management.

Figure 26. DiSEqC Rx analog part, running mode





Figure 27. DiSEqC Rx analog part, bypassed mode



The DiSEqC receiver is switched on by setting bit DISRXCTL.RECEIVER\_ON to 1.

An external filter conditions the analogue input signal which is sampled via a 1 bit DAC. The signal is then filtered digitally. The digital filter frequency is set in register *F22RX*.

Register bit *DISRXCTL*.EXT\_ENVELOP enables the analog bypass (invoking the envelope mode) depicted in *Figure 27* otherwise the configuration of *Figure 26* is used (default).

The digitized bits are then assembled into bytes, checked for parity and stacked in the FIFO. The FIFO is eight bytes deep.



55/246

The DiSEqC input may be selected via the PIN\_SELECT bits to be the DISEQCIN1-2 pins (default) or the GPIO1-4 pins. The input may be inverted (should the envelope mode require it).

A test mode allows the DiSEqC Tx to be looped back into the Rx (accessible though bit *DISRXCTL*.ONECHIP\_TRX).

The received bytes are stacked in the receiver FIFO (register *DISRXDATA*). The status registers (*DISRX\_ST0*, *DISRX\_ST1*) provide information concerning the state of the receiver:

- reception ended
- receiver active
- continuous tone detected
- 4 bytes ready for reading
- FIFO empty
- reception failed
- parity error detected
- wrong number of bits to make a byte detected
- FIFO overflow
- number of bytes in FIFO.

In addition to the above status registers there are interrupt flags (in register DISRXDATA):

- To generate an interrupt at the end of a receive block.
- To generate an interrupt if there are 4 or more bytes in the FIFO ready for reading.



FSK interface STV0903BAC

### 10 FSK interface

#### 10.1 Introduction

The STV0903BAC integrates a flexible FSK modem for on-cable communication. A wide range of carrier, deviation and modulation frequencies are supported.

The design has been optimized with respect to the bill of materials to allow an economical implementation of the FSK function.

The transmitter consists of a digital oscillator which is modulated by a digitally generated deviation frequency. The output is then shaped by a single-bit sigma-delta DAC. The system has been designed to meet spectral suppression requirements in conjunction with a simple external filter.

The receiver is also implemented using a sigma-delta converter, allowing efficient linear filtering whilst minimizing the external bill of materials. Thus, the IC can support relatively high adjacent channel impairments.

The associated registers are detailed in *Section 17.3: FSK register descriptions on page 103*.

#### 10.2 FSK activation

The FSK function is shared with the second DiSEqC. So, some work must be done to enable the FSK function in the STV0903BAC. Firstly, a 1 must be written in register bit *TSTTNRO*.SEL\_FSK. Secondly, some GPIOs must be reprogrammed to output the FSK control signals:

- FSKTX\_OUT, FSK transmitter output
- FSKTX IN, FSK transmitter in
- FSKTX\_EN, FSK transmitter enable
- FSKRX\_DETECT, FSK receiver detect flag
- FSKRX\_OUT, FSK receiver out.

See Chapter 11: General purpose I/O (GPIO) on page 60 on how to configure the GPIOs.

#### 10.3 FSK transmitter

The transmitter (modulator) outputs an instantaneous frequency depending on the digital value (one or zero) on pin FSKTX\_IN. The modulator output is on pin FSKTX\_OUT and has three states:

- off: high impedance, one or zero
- low frequency: the carrier frequency (fc) minus the deviation frequency ( $\Delta f$ )
- high frequency: the carrier frequency (fc) plus the deviation frequency ( $\Delta f$ ).

The transmitter may be activated by a hardware pin (FSKTX\_EN) or by register control in register bit *FSKTCTRL*.FSKT\_MOD\_EN.

Both transmitter control pins (FSKTX\_EN and FSKTX\_IN) may have their sense inverted through the appropriate bits in register *FSKTCTRL*.

56/246 8073291 Rev F



STV0903BAC FSK interface

The input bit rate (the rate at which pin FSKTX\_IN is toggled) is unknown to the modulator and is not limited.

All frequency values are derived from the master clock  $f_{MCLK}$ . The carrier frequency is programmable from 0 to  $f_{MCLK}$  / 4 in steps of  $f_{MCLK}$  /  $2^{20}$ .

The RF output is implemented using a standard digital pin with three possible signal conversion schemes.

- 1-bit sigma-delta converter with second order loop: this gives the best signal to noise ratio around the carrier frequency. It needs an external low pass filter to remove high frequency components.
- 1-bit sigma-delta converter with first order loop: the signal to noise ratio is worse but the amplitude of the wanted signal may be higher.
- 1-bit converter: the output is the modulated carrier quantized in two frequencies, fc+Δf and fc-Δf. The amplitude is at its maximum, but the signal spectrum contains lots of spurious frequencies. This scheme may be used for low carrier frequencies (below 1 MHz).

When using the delta-sigma schemes, the amplitude may be controlled by register bitfield *FSKTCTRL*.FSKT\_KMOD according to the *Table 16* below.

Table 16. Modulator gain values

	Max gain value FSKT_KMOD	Max pk to pk level (after LPF)	Typical CNR at 0.04 * f <sub>MCLK</sub>
Delta-sigma 2 <sup>nd</sup> order	32 (TBC)	0.22 VCC (TBC)	35 dB (TBC)
Delta-sigma 1 <sup>st</sup> order	63 (TBC)	0.44 VCC (TBC)	30 dB (TBC)
1-bit DAC	NA	1.4 VCC (TBC)	14 dB (TBC)




FSK interface STV0903BAC

#### 10.4 FSK receiver

The input RF input is applied to the input pin FSKRX\_IN via an external RC integrator. The average input voltage (on pin FSKRX\_IN) is maintained constant by internal feedback (a resistor switched to ground or VCC). This RC configuration with feedback implements a 1<sup>st</sup>-order sigma-delta converter.

As per the transmitter, the receiver (demodulator) centre frequency is programmable from 0 to  $f_{MCLK}$  / 4 in steps of  $f_{MCLK}$  /  $2^{20}$ .

Figure 28. FSK analog receiver



The input RF signal range is from 2 mV to VCC.

After conversion, the signal is filtered by a 2<sup>nd</sup>-order filter centered on the carrier with programmable bandwidth defined by k1 and k2:

$$k1 = 2^{20} * 8 * \pi * BW / f_{MCLK}$$
  
 $k2 = 2^{20} * (8 * \pi * BW / f_{MCLK})^2$ 

Where BW is the single sided bandwidth of the external filter, typically equal to the expected frequency deviation plus half the baud rate, and k1 and k2 are defined by pseudo floating point values in registers FSKRK1 and FSKRK2:

$$k1 = fskr_k1_mant * 2^{8+fskr_k1_exp}$$
 where  $fskr_k1_mant = 1$  to 31 and  $fskr_k1_exp = 0$  to 5 
$$k2 = fskr_k2_mant * 2^{fskr_k2_exp}$$

where  $fskr_k2_mant = 1$  to 31,  $fskr_k2_exp = 0$  to 7.

A signal AGC maintains the output level to the programmed reference level in register bit *FSKRAGC*.FSKR\_AGC\_REF with six possible time constants in powers of 2. Value 0 corresponds to the longest time constant. The AGC accumulator may be read in register *FSKRAGC*, its content is an image of the in-band signal amplitude, this may serve as an FSK received strength indicator.

The instantaneous frequency deviation is then extracted by a PLL, compared with a threshold and the result made available on the output pin FSKRX\_OUT. The output only changes if the absolute value of the deviation is above a programmable threshold FSKR\_PLL\_THRESH, thus providing some protection against noise. The unit of the threshold is  $f_{MCLK}/2^{20}$ .

**57**/

STV0903BAC FSK interface

The PLL is a second order loop, with damping factor ( $\xi$ ) and natural frequency (*fnat*) depending on parameters  $\alpha$  and  $\beta$ :

$$\begin{aligned} &\text{fnat} \, = \, 7 \times 10^{-6} \cdot \text{fo} \cdot \sqrt{\beta \cdot \text{FSKR\_AGC\_REF}} \\ &\xi \, = \, 88 \times 10^{-6} \cdot \alpha \cdot \sqrt{\frac{\text{FSKR\_AGC\_REF}}{\beta}} \end{aligned}$$

where:

$$\alpha$$
 = 256 \* (4 + fskr\_alpha\_m) \* 2<sup>fskr\_alpha\_exp</sup>  $\beta$  = 2<sup>fskr\_beta</sup>

The recommended settings correspond to a damping factor close to 0.8 to 1 and a natural frequency up to 100% above the baud rate.

The presence of an FSK signal is detected by register bitfield FSKR\_CARDET\_ACCU (made up of two registers FSKRDETx). This indicates a value representative of the average absolute value of the frequency deviation. It is compared to two thresholds to declare the lock state or the lost state of the PLL (FSKR\_CARDET\_THRESH, FSKR\_CARLOSS\_THRESH). The unit is  $f_{MCLK}/2^{20}$ .

The recommended values (TBC) are:

```
fskr_cardet_thresh = 3/4 \Delta f fskr_carloss_thresh = 1/4 \Delta f
```

where  $\Delta f$  is the frequency deviation.

The carrier detection depends on a statistical analysis controlled by FSKR\_STEP\_PLUS and FSKR\_STEP\_MINUS.

The parameters step\_plus and step\_minus defined in pseudo floating point by:

```
step_plus = fskr_step_plus[4:0] * 2<sup>fskr_step_plus[7:5]</sup>
step_minus = fskr_step_minus[4:0] * 2<sup>fskr_step_minus[7:5]</sup>
```

As a first approximation it is recommended to set these values to:

```
step_plus = 80000 * \Delta f / f_{MCLK}
step_minus = 4 * step_plus
```

The result of the carrier detection can be routed on any GPIO pin configured as FSKRX\_DETECT (see *Chapter 11: General purpose I/O (GPIO) on page 60*). The sign of this output is also programmable in register *FSKTCTRL*, bit FSKT\_EN\_SGN.



# 11 General purpose I/O (GPIO)

#### 11.1 Overview

The flexible GPIO implementation allows simple, in-depth debug and allows digital signals to be routed to the most convenient pin (facilitating board layout and test).

All digital pins pass via the GPIO bus and may be configured via the GPIO registers. 27 GPIO pins are defined at reset to the functions given below in *Section 11.2*. Other GPIO pins (GPIO01 to GPIO13) are unallocated and may be programmed at will. *Section 11.3* shows the possible functions which can be allocated to these 13 GPIOs using registers GPIO01CFG to GPIO13CFG. Since the behavior of these registers is identical they are described under the single register name *GPIOxCFG on page 96*, where n is the GPIO number (GPIOn).

The syntax for programming all the GPIO registers is shown in the bitfield below.

7	6	5	4	3	2	1	0
Open drain	Configuration value				XOR		

Bit 7 is for open drain. When high it configures the pin in open-drain (current sink, high impedance or input); when low it configures the pin as a classical push-pull (output).

Bits [6:1] configure the value. See *Table 18 on page 61*.

Bit 0 selects XOR to invert the signal selected (by applying an XOR operation with the value of bit 7).

The 13 GPIO pins are configured by default to 0x82 which implies they are set to open drain, logic 1 (that is, high impedance).

Refer to the *GPIOxCFG* registers to configure these pins for application-specific requirements.

**577** 

# 11.2 Pre-programmed GPIOs

The pins in *Table 17* are pre-assigned GPIOs but can be reconfigured by accessing the corresponding configuration registers.

Table 17. Pre-defined GPIOs

Pin name	Configuration register
SDAT1	SDAT1CFG
SCLT1	SCLT1CFG
AGCRF1	AGCRF1CFG
CKOUT27	CKOUT27CFG
DISEQCOUT1	DISEQC01CFG
ERROR	ERRORCFG
DPN	DPNCFG
STROUT	STROUTCFG
CLKOUT	CLKOUTCFG
DATA7	DATA7CFG
CLKI2	CLKI2CFG
DIRCLK	DIRCLKCFG <sup>(1)</sup>
STDBY	STDBYCFG <sup>(1)</sup>
CS0	CS0CFG <sup>(1)</sup>
CS1	CS1CFG <sup>(1)</sup>

<sup>1.</sup> It is not recommended to reprogram these pins as they are tested on power-up and recovery from reset and configure the state of the IC.

## 11.3 Unallocated GPIO functions

Use registers GPIOnnCFG to program the desired function to GPIOnn (nn = 01 to 13).

Table 18. GPIO configuration

Config value	Definition	Description
0	0	Forces output to logical 0
1	1	Forces output to logical 1
2	STREAM_STATUS1	Stream Status 1
3	STREAM_STATUS2	Stream Status 2
4	STREAM_STATUS3	Stream Status 3
5	STREAM_STATUS4	Stream Status 4
6	STREAM_STATUS5	Stream Status 5
7	STREAM_STATUS6	Stream Status 6
8	DEMOD_AGCIQ_OUT1	Demodulator 1 I or IQ control output of AGC

8073291 Rev F 61/246

Table 18. GPIO configuration (continued)

Config value	Definition	Description
10	DISEQCOUT1	DiSEqC1 2.0 output
12	FSKTX_OUT	FSK transmitter output
13	FSKRX_DETECT	FSK receiver detect flag
14	FSKTX_IN	FSK transmitter input
15	FSKTX_EN	FSK transmitter enable
16	FSKRX_OUT	FSK receiver output
17	OUT_BIT1	Output test out bit 1
18	OUT_BIT2	Output test out bit 2
19	DAC_OUT	DAC is output
20	IRQ	Interrupt request flag
23	VALID_SIM3	FEC spy 3 valid simulation flag
24	SDAT1	Tuner 1 dedicated SDA signal
25	SCLT1	Tuner 1 dedicated SCL signal
28	I2C_MAP0	Out register bit 1
29	I2C_MAP1	Out register bit 2
30	SDA2_OUT	SDA auxiliary output
31	SCL2_OUT	SCL auxiliary output
42	DPN	Transport stream dp/n
43	STROUT	Transport stream strout
44	ERROR	Transport stream error
45	CLKOUT	Transport stream clockout
46	D7	Transport stream serial data
47	SDD1_SOF	Stream 1 serial data description start of frame
48	SDD1_ENA	Stream 1 serial data description clock enable
49	SDD1_DATA	Stream 1 serial data description data
59	AUX_CLK1	Auxiliary clock 1
60	AUX_CLK2	Auxiliary clock 2
61	CLK270	Clock 270 MHz
62	CLK135	Clock 135 MHz
63	XTAL_IN	Clock crystal

The Stream Status signals can be configured by the 3 registers STRSTATUS1..3 and be configured to route these signals to a GPIO.

62/246 8073291 Rev F

Confidential

Table 19. STREAM\_STATUS1..6 configuration

Config value	Definition	Description
0	DEMOD_SYMIQ1	Demodulator 1 detected an IQ symmetry
1	DEMOD_LOCKED1	Demodulator 1 locked flag
2	DEMOD_FAIL1	Demodulator 1 failed flag
3	PKTDEL_LOCKED1	Packet Delineator 1 locked flag
4	PKTDEL_ERROR1	Packet Delineator 1 error flag
5	VITERBI_PRF1	DVBS1 Viterbi 1 puncture rate found flag
12	STREAM_LOCKED1	Stream 1 (return channel) locked flag (up to transport)

Confidential

# 12 Interrupt request (IRQ)

#### 12.1 Overview

Interrupts can be generated by the STV0903.

The interrupt lines can be routed on a GPIO pin by using the GPIO configuration registers (see *Chapter 11: General purpose I/O (GPIO) on page 60*).

Each IRQ source can be masked via one of the registers *IRQMASKx* on page 91 and the status on the source of the IRQ can be read on the corresponding register *IRQSTATUSx* on page 89.

## 12.2 IRQ configuration

Table 20. List of IRQs

IRQ name	IRQ#	Description
DiSEqC1 TX RE	0	Transmission IRQ rising edge: one of fifo-full,
DiSEqC1 RX RE	1	Reception IRQ rising edge
BCH block incorrectable IRQ	4	The BCH decoder detected an unreliable BCH block.
DEMOD1 IRQ RE	5	Rising edge of demod IRQ. A Status is available to indicate what is the interrupt source
DEMOD1 LOCKED RE	6	Rising edge of demod locked
DEMOD1 LOCKED FE	7	Falling edge of demod locked
EXT PIN 1 RE	11	Rising edge on external input port
EXT PIN 1 FE	12	Falling edge on external input port
EXT PIN 2 RE	13	Rising edge on external input port
EXT PIN 2 FE	14	Falling edge on external input port
PKTDEL1 LOCK RE	15	Rising edge on packet delineator lock
PKTDEL1 LOCK FE	16	Falling edge on packet delineator lock
PKTDEL1 ERROR RE	17	Rising edge on packet delineator error
FECSPY1 ENDSIM	21	FECSPY end of simulation rising edge
VITERBI 1 PRF RE	24	Puncture rate found rising edge
STREAM1 LOCK RE	26	Stream lock rising edge
PLL LOCK RE	29	PLL lock rising edge

64/246 8073291 Rev F

STV0903BAC JTAG interface

### 13 JTAG interface

The JTAG is compliant with the JTAG IEEE1149.1 standard, also called the boundary scan standard.

JTAG allows a control state-machine to be accessed through its test access port (TAP) to manage production boundary scan tests.

The STV0903 cut 2.0 JTAG identifier is 0xAD438041

The STV0903 cut 2.0 JTAG identifier is 0x9D438041

The STV0903 cut 1.x JTAG identifier is 0x0D438041.

The following mandatory IEEE instructions are available:

- bypass
- extest
- sample/preload.

Also, IDcode (and private register) is an additional recommended instruction.

Table 21. TAP control signals

Test signal names	Active	Description
TRSTN	L	Asynchronous TAP reset
TCK	Н	Positive edge clock for TAP
TMS	-	Input TAP state-machine control
TDI	-	Scan input for instruction or data
TDO	-	Scan output for instruction or data: negative edge of TCK

Warning:

Pin TRSTN must be tied low during normal operation. Allowing this pin to float or be pulled high causes the JTAG state machine to operate, causing anomalous behavior of the IC.



# 14 Electrical specifications

# 14.1 Absolute maximum ratings

Table 22. Absolute maximum ratings

Symbol	Parameter	Value	Unit
v <sub>dd_1v0</sub>	DC supply voltage	-0.1, +1.26	V
v <sub>dd_2v5</sub>	DC supply voltage	-0.25, +2.75	٧
v <sub>dd_3v3</sub>	DC supply voltage	-0.3, +3.63	٧
v <sub>in</sub>	Voltage on input pins	-0.3, v <sub>dd_3.3</sub> +0.3	٧
t <sub>oper</sub>	Operating ambient temperature	-10, +70	°C
t <sub>stg</sub>	Storage temperature	-40, +150	°C
t <sub>j</sub>	Junction temperature	+125	°C

## 14.2 Thermal data

Table 23. Thermal data

Symbol	Parameter	Maximum value	Unit
r <sub>th(j-a)</sub>	Thermal resistance (junction-ambient)	23 <sup>(1)</sup> 37 <sup>(2)</sup>	°C/W
r <sub>th(j-c)</sub>	Thermal resistance (junction-case)	2	°C/W

- 1. Four-layer PCB
- 2. Two-layer PCB

# 14.3 DC electrical specifications

Table 24. DC electrical specifications

IUDIC 2-1.	Be electrical specifications				
Symbol	Parameter	Min	Тур	Max	Unit
Supply		·			
v <sub>dd_1v0</sub>	Digital core supply voltage	0.95	1.00	1.05	V
v <sub>dd_3v3</sub>	Digital pads supply voltage	3.00	3.30	3.60	٧
v <sub>dda_1v0</sub>	Analog supply voltage	0.95	1.00	1.05	٧
V <sub>dda_2v5</sub>	Analog supply voltage	2.25	2.50	2.75	V
I/Os		·			
v <sub>il</sub> v <sub>ih</sub>	Input logic low Input logic high	-0.5 2.0		0.8 3.6	V V
v <sub>ol</sub> v <sub>oh</sub>	Output logic low Output logic high	-0.5 2.4		0.3 3.6	V V
i <sub>lk</sub>	Input leakage current (v <sub>in</sub> = 0 V to 3.3 V)	-15		+15	μΑ
i <sub>ol</sub>	Output sink current			4	mA

Note: The 3.3-V digital I/Os comply to the JEDEC standard JESD8b.

Note: No constraint is placed on power supply power up sequence. However, Pin RESETB, the chip reset, must remain active (low) until at least 3 ms after the last power supply has stabilized (to 90% of its final value).

**5** 

Confidential

# 14.4 AC electrical specifications

The specifications given in *Table 25* below are valid for the operating conditions  $Tamb = 25^{\circ} C$  and  $V_{dd 1v0} = 1.0 V$ , unless otherwise specified

Table 25. AC electrical specifications

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>clk_in</sub>	CLK_IN or XTAL frequency	4	27/30	30	MHz
I <sub>dd_1v0_rsta</sub>	Digital core supply current when reset pin active		13 <sup>(1)</sup>		mA
I <sub>dd_1v0_rst</sub>	Digital core supply current after reset		40		mA
I <sub>dd_1v0_stb</sub>	Digital core supply current when in standby		40		mA
I <sub>dd_1v0_1s1</sub>	Digital core supply current, DVBS active		0.3		Α
I <sub>dd_1v0_1s2</sub>	Digital core supply current, DVBS2 active		0.5	0.6 <sup>(2)</sup>	Α
I <sub>dd_1v0_pk</sub>	Digital core supply current, peak			1.8 <sup>(3)</sup>	Α
I <sub>dd_3v3</sub>	Digital pads supply current		30	40	mA
I <sub>dda_1v0</sub>	Analog supply current		10	20	mA
I <sub>dda_2v5</sub>	Analog supply current		70	80	mA
P <sub>max</sub>	Maximum power			1.0	W
Vclk_i	CLK_I input amplitude <sup>(4)</sup>	2.25		3.6	Vpp
Vxtal_i	XTAL_I input amplitude <sup>(5)</sup>	2.2	2.5	2.8	Vpp

- The crystal oscillator and clock output pin (to backend) are still active. All other circuits are shut down. This
  mode may be considered as the ultimate standby mode. The standby mode below does not shut down the
  main PLL or analogue functions allowing a rapid recovery from standby. Activiation from hardware reset
  takes a little longer.
- Mean current consumption in DVB-S2 mode using ST software, lower throughput rates and noise
  conditions consume significantly lower current. The maximum indicates the maximum average (DC)
  current. The thermal constrains should be designed according to this figure.
- 3. Peak current consumption in DVB-S2 mode at FEC maximum throughput rate (190Mbits/s) and worse case noise conditions. The maximum indicates the maximum peek current called from the regulator. The regulator should be dimensioned to provide this maximum instantaneous value.
- 4. There is no phase noise requirement on CLK\_I.
- XTAL\_I must have a low phase noise signal. This may come from a quartz driven by XTAL\_O or an
  external source such as the STB6100, STV6110 or similar 8PSK compatible tuner. The OSC\_I input is
  expected to be the reference for the internal PLL.

477

# 14.5 Dual ADC 8-bit specifications

Table 26. ADC specifications

Symbol	Parameter	Min	Tun	Max	Unit
Symbol	Parameter	IVIIII	Тур	IVIAX	Ollit
	Resolution		8		bits
DC specific	cations				
DLE	Differential linearity error	-1.0		1.0	LSB
ILEpp	Integral linearity error, peak to peak	-4		4	LSB
	Gain error	-5		5	%FSR
Analog inp	out	·			
	Differential input voltage mode 2 Vpp <sup>(1)</sup>			2.0	Vpp
	Differential input voltage mode 1 Vpp <sup>(1)</sup>			1.0	Vpp
	Input common mode voltage	1.0	1.25	1.5	٧
	ADC differential input impedance (internal)		50		kΩ
	Required external termination load		1		kΩ
	Input capacitance		2	3	pF
	Analog bandwidth	65		200	MHz
Switching	performance				
	Maximum conversion rate	65	135	135	MHz
	Aperture uncertainty			2	ps RMS
	Duty cycle sampling clock			55	%
Dynamic p	erformance				
ENOB	Effective number of bits	6.5	7.2	8	bits
SINAD	Signal-to-noise ratio with distortion	-44	-47		dB

<sup>1.</sup> The input range may be set through register bit TSTTRN1.ADC1\_INMODE (F1E0[0]) (0 = 1 Vpp, 1 = 2 Vpp

# 14.6 Transport stream timing specifications

Table 27. Transport stream timing specifications

Symbol	Parameter	Min	Тур	Max	Unit	
f <sub>clk_in</sub>	CLK_IN or XTAL frequency (dispersion including thermal drift and aging)	-100 ppm	27	+100 ppm	MHz	
Parallel output D[7:0], D/PN, CLKOUT, STROUT, ERROR output characteristics						
Bit CLKPOL	= 0. Refer to <i>Figure 29</i> .					
t <sub>cksu</sub>	Outputs stable before CLKOUT rising edge	5.0			ns	
t <sub>ckh</sub>	Outputs stable after CLKOUT rising edge	5.0			ns	
Bit CLKPOL	= 1. Refer to <i>Figure 29</i> .					
t <sub>cksu</sub>	Outputs stable before CLKOUT falling edge	5.0			ns	
t <sub>ckh</sub>	Outputs stable after CLKOUT falling edge	5.0			ns	
Serial outp	ut D[7] or D[0], D/PN, CLKOUT, STROUT, ERROR	output ch	aracteris	stics		
Bit CLKPOL	= 0 Refer to <i>Figure 30</i> .					
t <sub>cksu</sub>	Outputs stable before CLKOUT rising edge	3.0			ns	
t <sub>ckh</sub>	Outputs stable after CLKOUT rising edge	3.0			ns	
Bit CLKPOL	= 1. Refer to <i>Figure 30</i> .					
t <sub>cksu</sub>	Outputs stable before CLKOUT falling edge	3.0			ns	
t <sub>ckh</sub>	Outputs stable after CLKOUT falling edge	3.0			ns	

Figure 29. Parallel output timing diagram





Figure 30. Serial output timing diagram



70/246 8073291 Rev F


Confidential

# 14.7 I<sup>2</sup>C bus specifications

Table 28. I<sup>2</sup>C bus specifications

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
f <sub>scl</sub>	SCL clock frequency	Normal mode	0		400	kHz
t <sub>buf</sub>	Bus free time between a stop and start condition		1.3			μs
t <sub>hd, sta</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated.		0.6			μs
t <sub>low</sub> t <sub>high</sub>	Low period of the SCL clock High period of the SCL clock		1.3 0.6			μs μs
t <sub>r</sub>	Rise time for SDA and SCL signals	Fast mode			300	ns
t <sub>f</sub>	Fall time for SDA and SCL signals	Fast mode			300	ns
t <sub>su, sta</sub>	Setup time for a repeated start condition		0.6			μs
t <sub>su, sto</sub>	Setup time for stop condition		0.6			μs
t <sub>su, dat</sub>	Data setup time		100			ns
t <sub>sp</sub>	Pulse width of spikes to be suppressed by input filter	Fast mode	0		50	ns

Figure 31. I<sup>2</sup>C bus timing diagram



Confidential

## 14.8 Crystal oscillator specifications

Table 29. Crystal oscillator specifications

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
A <sub>xtal_i</sub>	Amplitude of signal on XTALI		0.8	1.3	1.5	٧
A <sub>xtal_o</sub>	Amplitude of signal on XTALO		1.0	1.7	2	٧
t <sub>start</sub>	Start-up time		0.4	0.47	1	ms
G <sub>mo</sub>	Transconductance of oscillator		25	33	46	mA/V
R <sub>neg</sub>	Negative impedance		140	230	260	Ω
G <sub>xtal_osc</sub>	Crystal oscillator gain		9.5	13	14.4	dB

In order to guarantee start-up, the worst case transconductance of the oscillator ( $G_{mo}$ ) must be at least 3 times greater than the critical transconductance (gm\_crit) given by the quartz parameters. This must be verified before choosing a crystal. This figure can be calculated with the following formula (given CI1 = CI2 = CI):

$$gm\_crit = Rm * \omega^2 * (2 * Co + CI)^2$$

For design purposes a worst case crystal oscillator was assumed with the following parameters, as defined below in *Figure 32*:

 $Rm = 50 \Omega$ 


Lm = 5.69 mH

Cm = 4.95 fF

Co = 7 pF, parasitic capacitance of quartz package)

CI1 = CI2 = 38 pF (33 pF + 5 pF parasitics), capacitance on each resonator pad.

Figure 32. Crystal oscillator equivalent model



The crystal oscillator has been verified with the crystals in *Table 30* below to provide usage examples.

Table 30. Tested crystals and their parameters

Supplier	Rm (Ω)	Lm (mH)	Cm (fF)	Co (pF)	Q (K)
Epson (E31821)	9.26	5.9	4.8	1.7	119
Raltron (R3000)	9.6	2.6	3.5	3.5	45
KSS (KSS3KF)	5	3.2	2.7	2.7	121


72/246 8073291 Rev F

## 14.9 FSK receiver, transmitter specifications

Table 31. FSK specifications

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
f <sub>o_fsk</sub>	Carrier frequency		1		7	MHz
Δf_fsk	Deviation frequency		8		250	kHz
Rx <sub>p_fsk</sub>	Receive power	75 Ω	10		48	dBmV
Rx <sub>p_fsk</sub>	Transmit power					dBmV

Figure 33. FSK example application circuit diagram




# 15 Package mechanical data

The package is an LQFP 14x14-128 lead (low profile flat pack) ( $14 \times 14 \times 1.4 \text{ mm}^3$ ) with exposed pad down. The JEDEC / EIAJ reference is JEDEC MS-026-AED-HD.

Table 32 on page 75 gives the values of the dimensions indicated in Figure 34 below.

Figure 34. LQFP-128 EP package outline



74/246 8073291 Rev F

Table 32. LQFP-128 EP package dimensions


D-(	Dimensions (mm)			
Reference	Min	Тур	Max	
A			1.60	
A1	0.05		0.15	
A2	1.35	1.40	1.45	
b	0.13	0.16	0.23	
С	0.09		0.20	
D	15.80	16.00	16.20	
D1	13.80	14.00	14.20	
D2	5.6	5.7	5.8	
D3		12.40		
Е	15.80	16.00	16.20	
E1	13.80	14.00	14.20	
E2	5.6	5.7	5.8	
E3		12.40		
е		0.40		
L	0.45	0.60	0.75	
L1		1.00		
k	0	3.5	7	
ccc			0.08	

## 15.1 Environmentally-friendly packaging

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

# 16 Applications block diagram

Figure 35. STV0903 application block diagram



DVBS, DIRECTV legacy or DVBS2 decoding with serial or parallel TS output.

47/

Confidential

# 17 Registers

## 17.1 Register Summary

Table 33. SYS register list

Address	Register name	Description	Page
0xF100	MID	Chip identification	page 87
0xF113:0xF114	DACRx	DAC control	page 87
0xF11C	OUTCFG	Transport stream output configuration	page 88
0xF120:0xF123	IRQSTATUSx	Interrupt request status	page 89
0xF124:0xF127	IRQMASKx	Interrupt request mask	page 91
0xF129	I2CCFG	I2C bus configuration	page 92
0xF12A	I2CRPT	I2C bus repeater control	page 93
0xF138:0xF13E	IOPVALUEx	IO pin monitoring	page 94
0xF140	CLKI2CFG	CLKI2 IO control	page 95
0xF141:0xF14D	GPIOxCFG	General purpose IO control	page 96
0xF14E:0xF14F	CSxCFG	CSx IO control	page 96
0xF150	STDBYCFG	STANDBY IO control	page 97
0xF151	DIRCLKCFG	DIRCLK IO control	page 97
0xF152	AGCRF1CFG	AGCRF IO control	page 97
0xF153	SDAT1CFG	SDAT IO control	page 98
0xF154	SCLT1CFG	SCLT IO control	page 98
0xF155	DISEQCO1CFG	DISEQCO IO control	page 98
0xF15A	CLKOUT27CFG	CLKOUT27 IO control	page 99
0xF165	ERROR3CFG	ERROR IO control	page 99
0xF166	DPN3CFG	DPN IO control	page 100
0xF167	STROUT3CFG	STROUT IO control	page 100
0xF168	CLKOUT3CFG	CLKOUT IO control	page 100
0xF169	DATA73CFG	DATA7 IO control	page 101
0xF16A:0xF16C	STRSTATUSx	Stream status	page 101
0xF1B3	NCOARSE	Analog PLL divider control	page 102
0xF1B6	SYNTCTRL	Frequency synthesis control	page 102
0xF1B7	FILTCTRL	Filter control	page 103
0xF1B8	PLLSTAT	System clock status	page 103
0xF1C2	STOPCLK1	Stop clock control 1	page 104
0xF1C3	STOPCLK2	Stop clock control 2	page 104
		•	

Information classified Confidential - Do not copy (See last page for obligations)

8073291 Rev F 77/246

Table 33. SYS register list

Address	Register name	Description	Page
0xF1DF	TSTTNR0	FSK analog cell test and configuration	page 105
0xF1E0	TSTTNR1	ADC 1 test and configuration	page 105
0xF1E1	TSTTNR2	DiSEqC 1 test and configuration	page 105
0xF1E2	TSTTNR3	ADC 2 test and configuration	page 106
0xF1E3	TSTTNR4	DiSEqC 2 test and configuration	page 106

### Table 34. FSK register list

Address	Register name	Description	Page
0xF170:0xF172	FSKTFCx	FSK transmitter gain and carrier frequency	page 107
0xF173:0xF174	FSKTDELTAFx	FSK transmitter frequency deviation	page 107
0xF175	FSKTCTRL	FSK transmitter control	page 108
0xF176:0xF178	FSKRFCx	FSK receiver carrier frequency	page 109
0xF179	FSKRK1	FSK receiver K1	page 109
0xF17A	FSKRK2	FSK receiver K2	page 110
0xF17B	FSKRAGCR	FSK receiver AGC reference	page 110
0xF17C	FSKRAGC	FSK receiver AGC status	page 110
0xF17D	FSKRALPHA	FSK receiver alpha coefficient	page 111
0xF17E:0xF17F	FSKRPLTHx	FSK receiver beta coefficient and PLL threshold	page 111
0xF180:0xF181	FSKRDFx	FSK receiver frequency deviation	page 112
0xF182	FSKRSTEPP	FSK receiver positive step	page 112
0xF183	FSKRSTEPM	FSK receiver negative step	page 112
0xF184:0xF185	FSKRDETx	FSK receiver detection status	page 113
0xF186:0xF187	FSKRDTHx	FSK receiver carrier detection and loss threshold	page 113
0xF188	FSKRLOSS	FSK receiver carrier loss threshold	page 114

### Table 35. DIS register list

Address	Register name	Description	Page	
0xF1A0	DISTXCTL	DiSEqC transmitter control	page 115	
0xF1A1	DISRXCTL	DiSEqC receiver control	page 116	
0xF1A4	DISRX_ST0	DiSEqC receiver status0	page 117	
0xF1A5	DISRX_ST1	DiSEqC receiver status1	page 117	
0xF1A6	DISRXDATA	DiSEqC receiver FIFO	page 118	
0xF1A7	DISTXDATA	DiSEqC transmitter FIFO	page 118	
0xF1A8	DISTXSTATUS	DiSEqC transmitter status	page 118	
0xF1A9	F22TX	DiSEqC 22 kHz transmitter frequency tone control	page 119	
0xF1AA	F22RX	DiSEqC 22 kHz receiver frequency tone control	page 119	

78/246 8073291 Rev F



Confidential

### Table 35. DIS register list

Address	Register name	Description	Page
0xF1AC	ACRPRESC	Auxiliary clock control	page 119
0xF1AD	ACRDIV	Auxiliary clock division control	page 120

### Table 36. DMD register list

Address	Register name	Description	Page
0xF400	IQCONST	Constellation editor configuration	page 121
0xF401	NOSCFG	Configuration of noise indicators	page 121
0xF402	ISYMB	Constellation editor I track	page 122
0xF403	QSYMB	Constellation editor Q track	page 122
0xF404	AGC1CFG	IQ mismatch control	page 123
0xF406	AGC1CN	AGC1 control	page 124
0xF407	AGC1REF	AGC1 reference	page 124
0xF408	IDCCOMP	DC compensation on I	page 125
0xF409	QDCCOMP	DC compensation on Q	page 125
0xF40A	POWERI	Power measured on I	page 125
0xF40B	POWERQ	Power measured on Q	page 126
0xF40C	AGC1AMM	Amplitude compensation of Q with respect to I	page 126
0xF40D	AGC1QUAD	Quadrature compensation of Q with respect to I	page 126
0xF40E	AGCIQIN1	AGC1 accumulator	page 127
0xF40F	AGCIQIN0	AGC1 accumulator	page 127
0xF410	DEMOD	General register for demodulator main functions	page 128
0xF411	DMDMODCOD	Override register for MODCOD&TYPE	page 129
0xF412	DSTATUS	Demodulator status 1	page 130
0xF413	DSTATUS2	Demodulator status 2	page 131
0xF414	DMDCFGMD	Demodulator configuration 1	page 132
0xF415	DMDCFG2	Demodulator configuration 2	page 133
0xF416	DMDISTATE	AEP launch register	page 133
0xF417	DMDT0M	Coarse carrier & symbol time constant	page 134
0xF41B	DMDSTATE	Step currently in progress in the demodulator general state machine	page 134
0xF41C	DMDFLYW	Demodulator status	page 135
0xF41D	DSTATUS3	Demodulator status 3	page 136
0xF41E	DMDCFG3	Demodulator configuration 3	page 136
0xF41F	DMDCFG4	Demodulator configuration 4	page 137
0xF420	CORRELMANT	Differential correlator limit mantissa	page 137
0xF421	CORRELABS	Absolute correlator limit mantissa	page 137

**577** 

Table 36. DMD register list

Address	Register name	Description	Page
0xF422	CORRELEXP	Relative and absolute correlation limit exponents	page 138
0xF424	PLHMODCOD	Current MODCOD&TYPE, only DVBS2	page 139
0xF425	DMDREG	Various special cases	page 139
0xF42C	AGC2O	AGC2 configuration	page 140
0xF42D	AGC2REF	Demodulator general reference	page 140
0xF42E	AGC1ADJ	AGC1 set point	page 140
0xF436	AGC2I1	AGC2 accumulator	page 141
0xF437	AGC2I0	AGC2 accumulator	page 141
0xF438	CARCFG	Carrier 1 configuration	page 141
0xF439	ACLC	Alpha DVBS1/legacy DTV	page 142
0xF43A	BCLC	Beta DVBS1/legacy DTV	page 142
0xF43D	CARFREQ	Loop carrier 1 coefficients	page 143
0xF43E	CARHDR	PLHeader delta F coefficient in DVBS2	page 143
0xF43F	LDT	Positive edge of carrier lock detector	page 143
0xF440	LDT2	Negative edge of carrier lock detector	page 144
0xF441	CFRICFG	CFRINIT management configuration	page 144
0xF442	CFRUP1	Upper limit of carrier offset	page 144
0xF443	CFRUP0	Upper limit of carrier offset	page 145
0xF446	CFRLOW1	Lower limit of carrier offset	page 145
0xF447	CFRLOW0	Lower limit of carrier offset	page 145
0xF448	CFRINIT1	Carrier offset init value	page 146
0xF449	CFRINIT0	Carrier offset init value	page 146
0xF44A	CFRINC1	Carrier offset increment	page 146
0xF44B	CFRINC0	Carrier offset increment	page 147
0xF44C	CFR2	Current carrier offset (unit: samples)	page 147
0xF44D	CFR1	Current carrier offset (unit: samples)	page 147
0xF44E	CFR0	Current carrier offset (unit: samples)	page 148
0xF44F	LDI	Carrier lock indicator accumulator	page 148
0xF450	TMGCFG	Timing loop configuration	page 149
0xF451	RTC	Timing loop DVBS1/legacy DTV	page 149
0xF452	RTCS2	Timing loop specific to DVBS2	page 150
0xF453	TMGTHRISE	Postitive edge of timing lock detector	page 150
0xF454	TMGTHFALL	Negative edge of timing lock detector	page 150
0xF455	SFRUPRATIO	Ratio to calculate SFRUP	page 151
0xF456	SFRLOWRATIO	Ratio to calculate SFRLOW	page 151

80/246 8073291 Rev F



Confidential

Table 36. DMD register list

Address	Register name	Description	Page
0xF458	KREFTMG	Reference level for the symbol rate part of the coarse steps	page 151
0xF459	SFRSTEP	Scan and centering increment steps	page 152
0xF45A	TMGCFG2	Timing loop additional configuration	page 152
0xF45B	KREFTMG2	Coarse symbol rate reference frequency	page 153
0xF45E	SFRINIT1	Symbol rate init value	page 153
0xF45F	SFRINIT0	Symbol rate init value	page 153
0xF460	SFRUP1	Symbol rate upper limit	page 154
0xF461	SFRUP0	Symbol rate upper limit	page 154
0xF462	SFRLOW1	Symbol rate lower limit	page 155
0xF463	SFRLOW0	Symbol rate lower limit	page 155
0xF464	SFR3	Current symbol rate	page 156
0xF465	SFR2	Current symbol rate	page 156
0xF466	SFR1	Current symbol rate	page 156
0xF467	SFR0	Current symbol rate	page 157
0xF468	TMGREG2	Timing recovery accumulator	page 157
0xF469	TMGREG1	Timing recovery accumulator	page 157
0xF46A	TMGREG0	Timing recovery accumulator	page 158
0xF46B	TMGLOCK1	Timing lock indicator accumulator	page 158
0xF46C	TMGLOCK0	Timing lock indicator accumulator	page 158
0xF46D	TMGOBS	Observation of the timing loop	page 159
0xF46F	EQUALCFG	DFE equalizer configuration	page 159
0xF470:0F47E	EQUAly	DFE Equalizer observation	page 160
0xF471:0F47F	EQUAQy	Equalizer observation	page 160
0xF480	NNOSDATAT1	Linear noise normalized on the data	page 160
0xF481	NNOSDATAT0	Linear noise normalized on the data	page 161
0xF482	NNOSDATA1	Quadratic noise normalized on the data	page 161
0xF483	NNOSDATA0	Quadratic noise normalized on the data	page 162
0xF484	NNOSPLHT1	Linear noise normalized on the structures	page 162
0xF485	NNOSPLHT0	Linear noise normalized on the structures	page 163
0xF486	NNOSPLH1	Quadratic noise normalized on the structures	page 163
0xF487	NNOSPLH0	Quadratic noise normalized on the structures	page 164
0xF488	NOSDATAT1	Absolute linear noise on the data	page 164
0xF489	NOSDATAT0	Absolute linear noise on the data	page 165
0xF48A	NOSDATA1	Absolute quadratic noise on the data	page 165

Information classified Confidential - Do not copy (See last page for obligations)

8073291 Rev F 81/246

Table 36. DMD register list

Address	Register name	Description	Page
0xF48B	NOSDATA0	Absolute quadratic noise on the data	page 166
0xF48C	NOSPLHT1	Absolute linear noise on the structures	page 166
0xF48D	NOSPLHT0	Absolute linear noise on the structures	page 167
0xF48E	NOSPLH1	Absolute quadratic noise on the structures	page 167
0xF48F	NOSPLH0	Absolute quadratic noise on the structures	page 168
0xF490	CAR2CFG	Carrier loop 2 configuration	page 168
0xF491	CFR2CFR1	Carrier offset transfer control	page 169
0xF493	CFR22	Current carrier offset 2 (unit: symbols)	page 170
0xF494	CFR21	Current carrier offset 2 (unit: symbols)	page 170
0xF495	CFR20	Current carrier offset 2 (unit: symbols)	page 170
0xF497	ACLC2S2Q	Alpha specific DVBS2 data QPSK and structure symbols (PLHeader, pilots, DummyPL data)	page 171
0xF498	ACLC2S28	Alpha specific DVBS2 data 8PSK	page 171
0xF49C	BCLC2S2Q	Beta specific DVBS2 data QPSK and structure symbols (PLHeader, pilots, DummyPL data)	page 172
0xF49D	BCLC2S28	Beta specific DVBS2 data 8PSK	page 172
0xF4AC	PLROOT2	Gold code description	page 172
0xF4AD	PLROOT1	Gold code description	page 173
0xF4AE	PLROOT0	Gold code description	page 173
0xF4B0	MODCODLST0	List of prohibited MODCOD	page 173
0xF4B1	MODCODLST1	List of prohibited MODCOD	page 174
0xF4B2	MODCODLST2	List of prohibited MODCOD	page 174
0xF4B3	MODCODLST3	List of prohibited MODCOD	page 175
0xF4B4	MODCODLST4	List of prohibited MODCOD	page 175
0xF4B5	MODCODLST5	List of prohibited MODCOD	page 176
0xF4B6	MODCODLST6	List of prohibited MODCOD	page 176
0xF4B7	MODCODLST7	List of prohibited MODCOD	page 177
0xF4B8	MODCODLST8	List of prohibited MODCOD	page 177
0xF4B9	MODCODLST9	List of prohibited MODCOD	page 178
0xF4BA	MODCODLSTA	List of prohibited MODCOD	page 178
0xF4BB	MODCODLSTB	List of prohibited MODCOD	page 179
0xF4BC	MODCODLSTC	List of prohibited MODCOD	page 179
0xF4BD	MODCODLSTD	List of prohibited MODCOD	page 180
0xF4BE	MODCODLSTE	List of prohibited MODCOD	page 180
0xF4BF	MODCODLSTF	List of prohibited MODCOD	page 181

82/246 8073291 Rev F



Confidential

Table 36. DMD register list

Address	Register name	Description	Page
0xF4C0	GAUSSR0	Gaussien phase detector radius, R0	page 181
0xF4C1	CCIR0	CCI phase detector radius, R0	page 181
0xF4C2	CCIQUANT	CCI detector quantifier	page 182
0xF4C3	CCITHRES	CCI threshold detector level	page 182
0xF4C4	CCIACC	CCI detector accumulator	page 182
0xF4C6	DMDRESCFG	FIFO results configuration	page 183
0xF4C7	DMDRESADR	FIFO results status	page 183
0xF4C80xF4CF	DMDRESDATAy	FIFO results	page 184
0xF4D00xF4D6	FFEI14	FFE Equaliser coefficients	page 185
0xF4D10xF4D7	FFEQ14	FFE equaliser coefficients	page 185
0xF4D8	FFECFG	FFE equaliser configuration	page 185
0xF500	SMAPCOEF7	LLR gain in DVBS2 QPSK	page 186
0xF501	SMAPCOEF6	LLR gain in DVBS2 8PSK	page 186
0xF502	SMAPCOEF5	LLR gain in DVBS2 8PSK	page 187
0xF520	DMDPLHSTAT	PLHeaders failure rate	page 187
0xF522	LOCKTIME3	Demodulator locking time	page 188
0xF523	LOCKTIME2	Demodulator locking time	page 188
0xF524	LOCKTIME1	Demodulator locking time	page 188
0xF525	LOCKTIME0	Demodulator locking time	page 189

Table 37. TUN register list

Address	Register name	Description	Page
0xF4E0	TNRCFG	Tuner control configuration	page 190
0xF4E1	TNRCFG2	Tuner & input IQ control	page 191
0xF4E4	TNRXTAL	Tuner reference frequency	page 191
0xF4E7	TNRSTEPS	Step definition and various coefficients	page 192
0xF4E8	TNRGAIN	Tuner gain and various (static) characteristics	page 192
0xF4E9	TNRRF1	Tuner RF frequency (in MHz)	page 192
0xF4EA	TNRRF0	Tuner RF frequency (in MHz)	page 193
0xF4EB	TNRBW	Tuner bandwidth	page 193
0xF4EC	TNRADJ	Tuner specific register configurations	page 193
0xF4ED	TNRCTL2	CONTROL2 register of STV6110	page 194
0xF4EE	TNRCFG3	Additional tuner register configurations	page 194
0xF4F0	TNRLD	Tuner verification status (read only)	page 195

47/

8073291 Rev F

Table 37. TUN register list

Address	Register name	Description	Page
0xF4F6	TNROBSL	Control tuner observation	page 196
0xF4F7	TNRRESTE	RF frequency remainder	page 196

### Table 38. DVB1 register list

Address	Register name	Description	Page
0xF532	VITSCALE	Additional configuration of Viterbi decoder	page 197
0xF533	FECM	Viterbi decoder configuration	page 198
0xF534	VTH12	Error threshold for puncture rate 1/2	page 198
0xF535	VTH23	Error threshold for puncture rate 2/3	page 198
0xF536	VTH34	Error threshold for puncture rate 3/4	page 199
0xF537	VTH56	Error threshold for puncture rate 5/6	page 199
0xF538	VTH67	Error threshold for puncture rate 6/7	page 199
0xF539	VTH78	Error threshold for puncture rate 7/8	page 200
0xF53A	VITCURPUN	Current puncture rate on the Viterbi decoder	page 200
0xF53B	VERROR	Current error rate	page 200
0xF53C	PRVIT	List of authorized puncture rates	page 201
0xF53D	VAVSRVIT	Viterbi decoder search speeds	page 202
0xF53E	VSTATUSVIT	Viterbi decoder status	page 203
0xF53F	VTHINUSE	Viterbi threshold currently in use	page 203
0xF540	KDIV12	Gain (k_divider) of puncture rate 1/2	page 203
0xF541	KDIV23	Gain (k_divider) of puncture rate 2/3	page 204
0xF542	KDIV34	Gain (k_divider) of puncture rate 3/4	page 204
0xF543	KDIV56	Gain (k_divider) of puncture rate 5/6	page 204
0xF544	KDIV67	Gain (k_divider) of puncture rate 6/7	page 205
0xF545	KDIV78	Gain (k_divider) of puncture rate 7/8	page 205

### Table 39. DVB2 register list

Address	Register name	Description	Page
0xF550	PDELCTRL1	Packet delineator configuration	page 206
0xF551	PDELCTRL2	Packet delineator additional configuration	page 206
0xF554	HYSTTHRESH	pktdelin_lock signal hysteresis limits	page 207
0xF55E	ISIENTRY	MIS mode selection filter	page 207
0xF55F	ISIBITENA	MIS mode selection mask	page 208
0xF560	MATSTR1	MATYPE of the current frame	page 208
0xF561	MATSTR0	MATYPE of the current frame	page 208
0xF562	UPLSTR1	UPL of the current frame	page 209

84/246 8073291 Rev F



Table 39. DVB2 register list

Address	Register name	Description	Page
0xF563	UPLSTR0	UPL of the current frame	page 209
0xF564	DFLSTR1	DFL of the current frame	page 209
0xF565	DFLSTR0	DFL of the current frame	page 210
0xF566	SYNCSTR	SYNC of the current frame	page 210
0xF567	SYNCDSTR1	SYNCD of the current frame	page 210
0xF568	SYNCDSTR0	SYNCD of the current frame	page 211
0xF569	PDELSTATUS1	Packet delineator status	page 211
0xF56A	PDELSTATUS2	Additional status for packet delineator	page 212
0xF56B	BBFCRCKO1	BBHeader KO counter	page 212
0xF56C	BBFCRCKO0	BBHeader KO counter	page 212
0xF56D	UPCRCKO1	Packet KO counter	page 213
0xF56E	UPCRCKO0	Packet KO counter	page 213
0xF56F	PDELCTRL3	Additional configuration of packet delineator	page 214
0xFA03:0xFA10	NBITER_NFx	Number of LDPC decoding iterations	page 214
0xFA3F	NBITERNOERR	LDPC decoding iteration stop criterion	page 215
0xFA43:0xFA50	GAINLLR_NFx	LDPC input LLR gain	page 216
0xFA80	CFGEXT	External data stream configuration	page 217
0xFA86	GENCFG	General configuration	page 218
0xFA96:0xFA97	LDPCERRx	LDPC error counter	page 218
0xFA98	BCHERR	BCH error	page 219

### Table 40. TS register list

Address	Register name	Description	Page
0xF570	TSSTATEM	Configuration of merger-hardware stream line 1	page 220
0xF572	TSCFGH	Configuration of merger-hardware stream line 1	page 221
0xF573	TSCFGM	Configuration of merger-hardware stream line 1	page 222
0xF574	TSCFGL	Configuration of merger-hardware stream line 1	page 222
0xF576	TSINSDELH	Insertion/deletion mask of output packet parts	page 224
0xF579	TSDIVN	Output frequency control	page 224
0xF57A	TSCFG4	Stream merger line 1 hardware configuration	page 225
0xF580	TSSPEED	CLKOUT frequency	page 225
0xF581	TSSTATUS	Merger-hardware stream status	page 226
0xF582	TSSTATUS2	Additional status of merger-hardware stream	page 227
0xF583	TSBITRATE1	Observation of raw bit rate	page 227
0xF584	TSBITRATE0	Observation of raw bit rate	page 228

577

8073291 Rev F

Table 40. TS register list

Address	Register name	Description	Page
0xF598	ERRCTRL1	Configuration of error counter 1	page 229
0xF599	ERRCNT12	Result of error counter 1	page 230
0xF59A	ERRCNT11	Result of error counter 1	page 230
0xF59B	ERRCNT10	Result of error counter 1	page 230
0xF59C	ERRCTRL2	Configuration of error counter 2	page 231
0xF59D	ERRCNT22	Result of error counter 2	page 231
0xF59E	ERRCNT21	Result of error counter 2	page 231
0xF59F	ERRCNT20	Result of error counter 2	page 232
0xF5A0	FECSPY	FEC spy configuration	page 232
0xF5A1	FSPYCFG	FEC spy configuration	page 233
0xF5A2	FSPYDATA	Tested packet contents	page 234
0xF5A3	FSPYOUT	FEC spy miscellaneous configuration	page 235
0xF5A4	FSTATUS	FEC spy status	page 236
0xF5A8	FBERCPT4	BER/PER meter byte counter	page 237
0xF5A9	FBERCPT3	BER/PER meter byte counter	page 237
0xF5AA	FBERCPT2	BER/PER meter byte counter	page 237
0xF5AB	FBERCPT1	BER/PER meter byte counter	page 238
0xF5AC	FBERCPT0	BER/PER meter byte counter	page 238
0xF5AD	FBERERR2	BER/PER meter error bit counter	page 239
0xF5AE	FBERERR1	BER/PER meter error bit counter	page 239
0xF5AF	FBERERR0	BER/PER meter error bit counter	page 240
0xF5B2	FSPYBER	BER/PER meter configuration	page 241
0xF600	RCCFG2	Configuration of the merger-hardware stream return channel line	page 241
0xF630	TSGENERAL	General configuration of the stream merger hardware	page 242

Table 41. TST register list

Address	Register name	Description	Page
0xFF11	TSTRES0	Test reset control 0	page 243
0xFF48	TCTL4		page 243
0xFF67	TSTDISRX	Test DiSEqC Rx configuration	page 244

86/246 8073291 Rev F


Confidential

# Information classified Confidential - Do not copy (See last page for obligations)

### 17.2 SYS register descriptions

### MID

### **Chip identification**



Address: 0xF100

Type: R

Reset: 0x30

**Description:** This represents the ID and release number. For example, a 2.3 release would be read

0x23.

[7:4] MCHIP\_IDENT: Base layer version (unsigned)

[3:0] MRELEASE: Metal fix version (unsigned)

DACRx DAC control

	7	6	5	4	3	2	1	0
DACR1		DAC_MODE		RESERVED		DAC_VA	LUE[11:8]	
		R/W		R		R	/W	
	7	6	5	4	3	2	1	0
DACR2		DAC_VALUE[7:0]						
		R/W						

**Address:** 0xF113(x=1), 0xF114(x=2)

**Type:** R/W **Reset:** 0x0

**Description:** DACR1 and DACR2 generate a sigma-delta digital signal to be output to any of the

GPIOS

DACR1: [7:5] DAC\_MODE: Controls the clock frequency used to generate DAC\_VALUE

110: mclk/4 101: mclk/8

100: mclk/32 (unsigned)

DACR1: [3:0]

DACR2: [7:0] DAC\_VALUE: DAC value (unsigned)



### **OUTCFG**

### **Transport stream output configuration**

7	6	5	4	3	2	1	0
	RESERVED		OUTSERRS3_HZ	OUTPARRS3_HZ		RESERVED	
	R		R/W	R/W		R	

Address: 0xF11C Type: R/W

Reset: 0x7A

**Description:** Transport stream (TS) output configuration

[4] OUTSERRS3\_HZ: 1: sets Transport Stream 3 pins to high impedance 0: sets Transport Stream 3 pins to push-pull (unsigned)

[3] OUTPARRS3\_HZ: 1: sets Transport Stream 3 parallel pins in high impedance 0: sets Transport Stream 3 parallel pins in push-pull (unsigned)



# IRQSTATUSx

### Interrupt request status

R

R

Information classified Confidential - Do not copy (See last page for obligations)

IIIQUIAIUU	^					miconic	ipt i cquc	oi siaius
	7	6	5	4	3	2	1	0
IRQSTATUS3	מייים מייים	AEVERA VED	SPLL_LOCK	SSTREAM_LCK_3		RESERVED		SDVBS1_PRF_1
	I	R	R	R		R		R
	7	6	5	4	3	2	1	0
IRQSTATUS2	SSPY_ENDSIM_3			RESERVED			SPKTDEL_ERROR_1	SPKTDEL_LOCKB_1
	R			R			R	R
	7	6	5	4	3	2	1	0
IRQSTATUS1	SPKTDEL_LOCK_1				RESERVED			
	R				R			
	7	6	5	4	3	2	1	0
IRQSTATUS0	SDEMOD_LOCKB_1	SDEMOD_LOCK_1	SDEMOD_IRQ_1	SBCH_ERRFLAG		AEVERA VERI	SDISEQC1RX_IRQ	SDISEQC1TX_IRQ

**Address:** 0xF120(x=3), 0xF121(x=2), 0xF122(x=1), 0xF123(x=0)

Type:

Reset: Undefined

R

**Description:** Status register block giving the list of currently pending interrupt request occurences.

0: no interrupt request detected since last erase of this bit.

1: an interrupt request has been detected since last erase of this bit. The bits of these

registers are reset to 0 when the register is read from or written to.

IRQSTATUS3: [5] SPLL\_LOCK: 1: PLL is locked (read put to 0 on a read,unsigned)

IRQSTATUS3: [4] SSTREAM\_LCK\_3: 1: transport stream 3 is locked (read put to 0 on a read,unsigned)

IRQSTATUS3: [0] SDVBS1\_PRF\_1: 1: dvbs1 block 1 has found the puncture rate (read put to 0 on a

read, unsigned)

IRQSTATUS2: [7] SSPY\_ENDSIM\_3: 1: fec spy 3 has finished (read put to 0 on a read,unsigned)

577

8073291 Rev F 89/246

Downloaded from Arrow.com.

Registers STV0903BAC

IRQSTATUS2: [1] SPKTDEL\_ERROR\_1: 1: dvbs2 packet delineator 1 error (read put to 0 on a read,unsigned)

IRQSTATUS2: [0] SPKTDEL\_LOCKB\_1: 1: dvbs2 packet delineator 1 is unlocked (read put to 0 on a read,unsigned)

IRQSTATUS1: [7] SPKTDEL\_LOCK\_1: 1: dvbs2 packet delineator 1 is locked (read put to 0 on a read,unsigned)

IRQSTATUS0: [7] SDEMOD\_LOCKB\_1: 1: demod block 1 is unlocked (read put to 0 on a read,unsigned)

IRQSTATUS0: [6] SDEMOD\_LOCK\_1: 1: demod block 1 is locked (read put to 0 on a read,unsigned)

IRQSTATUS0: [5] SDEMOD\_IRQ\_1: demod block 1 irq value (read put to 0 on a read,unsigned)

IRQSTATUS0: [4] SBCH\_ERRFLAG: 1: dvbs2 bch has an error (read put to 0 on a read,unsigned)

IRQSTATUS0: [1] SDISEQC1RX\_IRQ: diseqc block 1 rx irq value (read put to 0 on a read,unsigned)

IRQSTATUS0: [0] SDISEQC1TX\_IRQ: diseqc block 1 rx irq value (read put to 0 on a read,unsigned)

90/246 8073291 Rev F



# Confidential

### **IRQMASKx** Interrupt request mask 7 6 5 3 MSTREAM\_LCK\_3 MDVBS1\_PRF\_1 MPLL\_LOCK RESERVED RESERVED IRQMASK3 R R/W R/W R R/W 6 5 4 2 0 MPKTDEL\_ERROR\_1 MPKTDEL\_LOCKB\_1 MSPY\_ENDSIM\_3 RESERVED IRQMASK2 R/W R R/W R/W 6 4 5 3 2 0 MPKTDEL\_LOCK\_1 RESERVED **MEXTPINB1** RESERVED **MEXTPIN1** IRQMASK1 R/W R R/W R/W R 3 2 5 0 MDEMOD\_LOCKB\_1 8 MDISEQC1RX\_IRQ MDEMOD\_LOCK\_1 MBCH\_ERRFLAG MDEMOD\_IRQ\_ RESERVED MDISEQC1TX\_ IRQMASK0 R/W R/W R/W R/W R/W R/W

**Address:** 0xF124(x=3), 0xF125(x=2), 0xF126(x=1), 0xF127(x=0)

Type: R/W

**Reset:** 0x3F, 0xFF, 0xFF, 0xFF

**Description:** Enable interrupt mask. These registers give the list of interrupt request occurences

which are enabled to generate the IRQ signal.

1: interrupt request enabled to generate IRQ signal.

0: interrupt request not enabled to generate IRQ signal.



Information classified Confidential - Do not copy (See last page for obligations)

Registers STV0903BAC

### **I2CCFG**

### **I2C** bus configuration

7	6	5	4	3	2	1 0	)
	BESERVED			I2C_FASTMODE	RESERVED	IZCADDR_INC	
	F	3		R/W	R	R/W	

Address: 0xF129

**Type:** R/W **Reset:** 0x88

**Description:** I2C bus configuration

[3] I2C\_FASTMODE: 1: I2C bus is in fast mode (default recommended mode). The oversampling ratio of the I2C bus rate is 1/16 of the master clock.

0: I2C bus oversampling ratio 1/41 of the master clock. (unsigned)

[1:0] I2CADDR\_INC: controls the auto-increment value for burst access modes.

00: default, +1 increment.

01: stop increment mode, automatic increment is frozen.

10: reserved

11: reserved. (unsigned)



### **I2CRPT**

### **I2C** bus repeater control

7	6	5	4	3	2	1	0
I2CT_ON		ENARPT_LEVEL		SCLT_DELAY	STOP_ENABLE	STOP_SDAT2SDA	RESERVED
R/W		R/W		R/W	R/W	R/W	R

 Address:
 0xF12A

 Type:
 R/W

 Reset:
 0xB2

**Description:** I2C bus repeater control

[7] I2CT\_ON: 1: repeater is turned on.

This bit is automatically set to 0 when STOP\_ENABLE = 1 by a stop event on the SDA line. (unsigned)

[6:4] ENARPT\_LEVEL: the speed of the I2C repeater obtained by dividing the internal chip frequency (that is, 135 MHz).

000: divide by 256 (slow)

001: divide by 128 010: divide by 64

011: divide by 32

100: divide by 16

101: divide by 8

110: divide by 4

111: divide by 2 (very fast) (unsigned)

- [3] SCLT\_DELAY: SCL to SCLT signal transmission mode (SCLT2, for P2).
  - 0: SCLT line is not delayed (default).
  - 1: SCLT line is delayed with the same enarpt\_level delay as SDAT. (unsigned)
- [2] STOP\_ENABLE: I2C repetition end mode.

0: manual: end of repetition when I2CT\_ON is set to 0 by software, so several I2C accesses can be transmitted.

- 1: automatic: end of repetition on the next stop event on SDA line. (unsigned)
- [1] STOP\_SDAT2SDA: stop propagation from SDAT to SDA (SDAT2 for P2) line.
  - 0: bidirectional mode: data is transferred from SDAT to SDA and SDA to SDAT.
  - 1: monodirectional mode: data is never transferred from SDAT to SDA. (unsigned)



### **IOPVALUE**x

### **IO** pin monitoring

	7	6	5	4	3	2	1	0
IOPVALUE6			RESERVED			VSCL	VSDA	VDATA3_0
			R			R	R	R
	7	6	5	4	3	2	1	0
IOPVALUE5	VDATA3_1	VDATA3_2	VDATA3_3	VDATA3_4	VDATA3_5	VDATA3_6	VDATA3_7	VCLKOUT3
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
IOPVALUE4	VSTROUT3	VDPN3	VERROR3	VDATA2_7	VCLKOUT2	VSTROUT2	VDPN2	VERROR2
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
IOPVALUE3	VDATA1_7	VCLKOUT1	VSTROUT1	VDPN1	VERROR1	VCLKOUT27	VDISEQCOU T2	VSCLT2
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
IOPVALUE2	VSDAT2	VAGCRF2	VDISEQCOU T1	VSCLT1	VSDAT1	VAGCRF1	VDIRCLK	VSTDBY
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
IOPVALUE1	VCS1	VCS0	VGPIO13	VGPIO12	VGPIO11	VGPIO10	VGPIO9	VGPIO8
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
IOPVALUE0	VGPI07	VGPIO6	VGPIO5	VGPIO4	VGPIO3	VGPIO2	VGPIO1	VCLKI2
	R	R	R	R	R	R	R	R

**Address:** 0xF13E - x \* 0x1 (x=0 to 6)

Type: R

Reset: Undefined

**Description:** The value currently presented to the digital pin (high = 1, low = 0) is reported. The

field name indicates the pin reported.

IOPVALUE6: [2] VSCL: (unsigned)

IOPVALUE6: [1] VSDA: (unsigned)

IOPVALUE6: [0] VDATA3\_0: (unsigned)

IOPVALUE5: [7] VDATA3\_1: (unsigned)

IOPVALUE5: [6] VDATA3\_2: (unsigned)

IOPVALUE5: [5] VDATA3\_3: (unsigned)

IOPVALUE5: [4] VDATA3\_4: (unsigned)

IOPVALUE5: [3] VDATA3\_5: (unsigned)

IOPVALUE5: [2] VDATA3\_6: (unsigned)

IOPVALUE5: [1] VDATA3\_7: (unsigned)

94/246 8073291 Rev F



IOPVALUE4: [7] VSTROUT3: (unsigned)
IOPVALUE4: [6] VDPN3: (unsigned)
IOPVALUE4: [5] VERROR3: (unsigned)
IOPVALUE4: [4] VDATA2\_7: (unsigned)

IOPVALUE5: [0] VCLKOUT3: (unsigned)

IOPVALUE4: [3] VCLKOUT2: (unsigned)

IOPVALUE4: [2] VSTROUT2: (unsigned)

IOPVALUE4: [1] VDPN2: (unsigned)

IOPVALUE4: [0] VERROR2: (unsigned)

IOPVALUE3: [7] VDATA1\_7: (unsigned)

IOPVALUE3: [6] VCLKOUT1: (unsigned)
IOPVALUE3: [5] VSTROUT1: (unsigned)

IOPVALUE3: [4] VDPN1: (unsigned)

IOPVALUE3: [3] VERROR1: (unsigned)

IOPVALUE3: [2] VCLKOUT27: (unsigned)

IOPVALUE3: [1] VDISEQCOUT2: (unsigned)

IOPVALUE3: [0] VSCLT2: (unsigned)

IOPVALUE2: [7] VSDAT2: (unsigned)

IOPVALUE2: [6] VAGCRF2: (unsigned)

IOPVALUE2: [5] VDISEQCOUT1: (unsigned)

IOPVALUE2: [4] VSCLT1: (unsigned)

IOPVALUE2: [3] VSDAT1: (unsigned)

IOPVALUE2: [2] VAGCRF1: (unsigned)

IOPVALUE2: [1] VDIRCLK: (unsigned)

IOPVALUE2: [0] VSTDBY: (unsigned)

IOPVALUE1: [7:6] VCS[1:0]: (unsigned)

IOPVALUE1: [5:0] VGPIO[13:8]: (unsigned)

IOPVALUE0: [7:1] VGPIO[7:1]: (unsigned)

IOPVALUE0: [0] VCLKI2: (unsigned)

### CLKI2CFG CLKI2 IO control

7	6	5	4	3	2	1	0
CLKI2_OPD			CLKI2_0	CONFIG			CLKI2_XOR
R/W			R	w			R/W

 Address:
 0xF140

 Type:
 R/W

 Reset:
 0x82

8073291 Rev F 95/246

Confidential

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

CLKI2.

[7] CLKI2\_OPD: (unsigned)

[6:1] CLKI2\_CONFIG: (unsigned)

[0] CLKI2\_XOR: (unsigned)

### **GPIOxCFG**

### **General purpose IO control**

	7	6	5	4	3	2	1	0
GPIOxCFG	GPIOx_OPD			GPIOx_	CONFIG			GPIOx_XOR
	R/W			R	W			R/W

**Address:** 0xF141 + (x-1) \* 0x1 (x=1 to 13)

**Type:** R/W **Reset:** 0x82

**Description:** Control for configurations of pins GPIOx (GPIO01 to GPIO13). See chapter 11 for

more details.

GPIOxCFG: [7] GPIO1\_OPD: open-drain configuration of GPIO pin

0: push-pull

1: open drain (unsigned)

GPIOxCFG: [6:1] GPIO1\_CONFIG: general purpose input and output configuration. (unsigned)

GPIOxCFG: [0] GPIO1\_XOR: XOR the result of GPIOCFG configuration.

0: no change

1: invert the logical value. (unsigned)

CSxCFG CSx IO control

	7	6	5	4	3	2	1	0
CS0CFG	CS0_OPD			CS0_CC	ONFIG			CS0_XOR
CS1CFG	CS1_OPD			CS1_CC	ONFIG			CS1_XOR
	R/W			R/V	٧			R/W

**Address:** 0xF14E(x=0), 0xF14F(x=1)

**Type:** R/W **Reset:** 0x82

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

CSx.

[7] CSx\_OPD: (unsigned)[6:1] CSx\_CONFIG: (unsigned)[0] CSx\_XOR: (unsigned)

96/246 8073291 Rev F



### **STDBYCFG**

### STANDBY IO control

7	6	5	4	3	2	1	0		
STDBY_OPD		STDBY_CONFIG							
R/W		R/W							

 Address:
 0xF150

 Type:
 R/W

 Reset:
 0x82

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

STDBY.

[7] STDBY\_OPD: (unsigned)[6:1] STDBY\_CONFIG: (unsigned)[0] STBDY\_XOR: (unsigned)

### **DIRCLKCFG**

### **DIRCLK IO control**

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0	
DIRCLK_OPD		DIRCLK_CONFIG D						
R/W		R/W						

 Address:
 0xF151

 Type:
 R/W

 Reset:
 0x82

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

DIRCLK.

[7] DIRCLK\_OPD: (unsigned)[6:1] DIRCLK\_CONFIG: (unsigned)[0] DIRCLK\_XOR: (unsigned)

### AGCRF1CFG

### **AGCRF IO control**

7	6	5	4	3	2	1	0	
AGCRF1_OPD			AGCRF1_	_CONFIG			AGCRF1_XOR	
R/W		R/W						

 Address:
 0xF152

 Type:
 R/W

 Reset:
 0x91

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

AGCRF1.

[7] AGCRF1\_OPD: (unsigned)[6:1] AGCRF1\_CONFIG: (unsigned)[0] AGCRF1\_XOR: (unsigned)



8073291 Rev F

97/246

### SDAT1CFG

### **SDAT IO control**

7	6	5	4	3	2	1	0		
SDAT1_OPD		SDAT1_CONFIG							
R/W		R/W							

 Address:
 0xF153

 Type:
 R/W

 Reset:
 0xB0

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

SDAT1.

[7] SDAT1\_OPD: (unsigned)[6:1] SDAT1\_CONFIG: (unsigned)[0] SDAT1\_XOR: (unsigned)

SCLT1CFG SCLT IO control

 7
 6
 5
 4
 3
 2
 1
 0

 SCLT1\_OPD
 SCLT1\_CONFIG
 SCLT1\_XOR

 R/W
 R/W
 R/W

 Address:
 0xF154

 Type:
 R/W

 Reset:
 0xB2

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

SCLT1.

[7] SCLT1\_OPD: (unsigned)[6:1] SCLT1\_CONFIG: (unsigned)[0] SCLT1\_XOR: (unsigned)

### **DISEQCO1CFG**

### **DISEQCO IO control**

7	6	5	4	3	2	1	0
DISEQCO1_OPD			DISEOCOL CONEIO				DISEQC1_XOR
R/W			R/	w			R/W

 Address:
 0xF155

 Type:
 R/W

 Reset:
 0x14

98/246 8073291 Rev F



Information classified Confidential - Do not copy (See last page for obligations)

STV0903BAC Registers

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

DESEQCO1.

[7] DISEQCO1\_OPD: (unsigned)

[6:1] DISEQCO1\_CONFIG: (unsigned)

[0] DISEQC1\_XOR: (unsigned)

### **CLKOUT27CFG**

### **CLKOUT27 IO control**

7	6	5	4	3	2	1	0
CLKOUT27_OPD			ONEINO 7 PONIENO				CLKOUT27_XOR
R/W			R/	W			R/W

Address: 0xF15A

**Type:** R/W **Reset:** 0x7E

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

CLKOUT27.

[7] CLKOUT27\_OPD: (unsigned)

[6:1] CLKOUT27\_CONFIG: (unsigned)

[0] CLKOUT27\_XOR: (unsigned)

### **ERROR3CFG**

Confidential

### **ERROR IO control**

7	6	5	4	3	2	1	0	
ERROR3_OPD		ERROR3_CONFIG E						
R/W			R	/W			R/W	

 Address:
 0xF165

 Type:
 R/W

 Reset:
 0xD8

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

ERROR3.

[7] ERROR3\_OPD: (unsigned)[6:1] ERROR3\_CONFIG: (unsigned)[0] ERROR3\_XOR: (unsigned)

8073291 Rev F

99/246

### DPN3CFG

### **DPN IO control**

7	6	5	4	3	2	1	0	
DPN3_OPD		DPN3_CONFIG						
R/W		R/W						

 Address:
 0xF166

 Type:
 R/W

 Reset:
 0xD4

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

DPN3.

[7] DPN3\_OPD: (unsigned)[6:1] DPN3\_CONFIG: (unsigned)[0] DPN3\_XOR: (unsigned)

### STROUT3CFG

### STROUT IO control

7	6	5	4	3	2	1	0	
STROUT3_OPD		STROUT3_CONFIG						
R/W			R/	/W			R/W	

 Address:
 0xF167

 Type:
 R/W

 Reset:
 0xD6

Confidential

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

STROUT3.

[7] STROUT3\_OPD: (unsigned)[6:1] STROUT3\_CONFIG: (unsigned)[0] STROUT3\_XOR: (unsigned)

### **CLKOUT3CFG**

### **CLKOUT IO control**

7	6	5	4	3	2	1	0	
CLKOUT3_OPD		CLKOUT3_CONFIG CL						
R/W		R/W						

 Address:
 0xF168

 Type:
 R/W

 Reset:
 0xDA

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

CLKOUT3.

[7] CLKOUT3\_OPD: (unsigned)[6:1] CLKOUT3\_CONFIG: (unsigned)[0] CLKOUT3\_XOR: (unsigned)

100/246 8073291 Rev F



### DATA73CFG

### **DATA7 IO control**

 7
 6
 5
 4
 3
 2
 1
 0

 DATA73\_OPD
 DATA73\_CONFIG
 DATA73\_XOR

 R/W
 R/W
 R/W

 Address:
 0xF169

 Type:
 R/W

 Reset:
 0xDC

**Description:** This register is used in the same way as registers GPIOxCFG, for reconfiguring pin

DATA73.

[7] DATA73\_OPD: (unsigned)[6:1] DATA73\_CONFIG: (unsigned)[0] DATA73\_XOR: (unsigned)

### STRSTATUSx Stream status

	7	6	5	4	3	2	1	0
STRSTATUS1		STRSTAT	US_SEL2			STRSTAT	TUS_SEL1	
STRSTATUS2		STRSTAT	US_SEL4			STRSTAT	TUS_SEL3	
STRSTATUS3		STRSTAT	US_SEL6			STRSTAT	US_SEL5	
		R/	W			R	/W	

**Address:** 0xF16A(x=1), 0xF16B(x=2), 0xF16C(x=3)

Type: R/W

Confidentia

**Reset:** 0x60, 0x71, 0x82

**Description:** Configure what information will be available when selecting streamstatus1..6 GPIO

functions:

0: DEMOD\_SYMIQ1 - Demodulator 1 detected an IQ inversion

DEMOD\_LOCKED1 - Demodulator 1 locked flag
 DEMOD\_FAIL1 - Demodulator 1 failed flag
 PKTDEL LOCKED1 - Packet delineator 1 locked

3: PKTDEL\_LOCKED1 - Packet delineator 1 locked flag4: PKTDEL\_ERROR1 - Packet delineator 1 error flag

5: VITERBI\_PRF1 - DVBS1 Viterbi 1 puncture rate found flag6: DEMOD\_SYMIQ2 - Demodulator 2 detected an IQ inversion

7: DEMOD\_LOCKED2 - Demodulator 2 locked flag8: DEMOD\_FAIL2 - Demodulator 2 failed flag

9: PKTDEL\_LOCKED2 - Packet delineator 2 locked flag 10: PKTDEL ERROR2 - Packet delineator 2 error flag

11: VITERBI\_PRF2 - DVBS1 Viterbi 2 puncture rate found flag

12: STREAM\_LOCKED1 - Stream 1 (return channel) locked flag (up to transport)

13: STREAM\_LOCKED2 - Stream 2 locked flag (up to transport)14: STREAM\_LOCKED3 - Stream 3 locked flag (up to transport)

15: Reserved

STRSTATUS1: [7:0] STRSTATUS\_SEL[2:1]: (unsigned) STRSTATUS2: [7:0] STRSTATUS\_SEL[4:3]: (unsigned) STRSTATUS3: [7:0] STRSTATUS\_SEL[6:5]: (unsigned)



8073291 Rev F 101/246

# Information classified Confidential - Do not copy (See last page for obligations)

### **NCOARSE**

### **Analog PLL divider control**

7 6 5 4 3 2 1 0 M\_DIV R/W

 Address:
 0xF1B3

 Type:
 R/W

 Reset:
 0x13

**Description:** Analog PLL divider control

[7:0] M\_DIV: PLL Divider

Fmclk = Fref x  $(m_div + 1) / 6$  if SYNTCTRL.selx1ratio = 0 Fmclk = Fref x  $(m_div + 1) / 4$  if SYNTCTRL.selx1ratio = 1

Fmclk2 = 2 x Fmclk. (unsigned)

### **SYNTCTRL**

### Frequency synthesis control

7	6	5	4	3	2	1	0
STANDBY	BYPASSPLLCORE	SELX1RATIO	RESERVED	STOP_PLL	BYPASSPLLFSK	SELOSCI	BYPASSPLLADC
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Address: 0xF1B6

**Type:** R/W **Reset:** 0x62

**Description:** Frequency synthesis control

- [7] STANDBY: stop all clocks except I2C clock.
  - 0: device active
  - 1: device in standby (unsigned)
- [6] BYPASSPLLCORE: controls the digital clocks
  - 1: PLL is bypassed (external clocks)
  - 0: digital clocks from PLL (unsigned)
- [5] SELX1RATIO: control PLL pre-dividers see NCOARSE for clock freq. equation (unsigned)
- [3] STOP\_PLL: 1: the analog PLL is stopped (unsigned)
- [2] BYPASSPLLFSK: controls the FSK clock
  - 1: PLL is bypassed (external clock)
  - 0: FSK clock from PLL (unsigned)
- [1] SELOSCI: PLL input pin selection
  - 0: input clock comes from CLKI pin
  - 1: input clock comes from XTALI pin (unsigned)
- [0] BYPASSPLLADC: controls the ADC clock
  - 1: PLL is bypassed (external clock)
  - 0: ADC clock from PLL (unsigned)

102/246 8073291 Rev F



FILTCTRL Filter control

7	6	5	4	3	2	1	0
INV_CLK135		BESER/ED			SEL_FSKCKDIV	INV_CLKFSK	BYPASS_APPLI
R/W		F	₹		R/W	R/W	R/W

 Address:
 0xF1B7

 Type:
 R/W

**Description:** Filter control

0x1

[7] INV\_CLK135: 1: invert the external 135 MHz clock from pin CLKI (unsigned)

[2] SEL\_FSKCKDIV: 1: clock fsk is Fmclk divided by 2 0: clock FSK is Fmclk (unsigned)

[1] INV\_CLKFSK: 1: inverts the FSK clock (unsigned)

[0] BYPASS\_APPLI: control external clocks

1: when PLL is bypassed, the clocks are derived from one external clock on pin CLKI which

should be at a frequency = Fmclk \* 2

0: when PLL is bypassed, two clocks are provided on pins CLKI and CLKI2 (CLKI = Fmclk \* 2,

CLKI2 = Fmclk) (unsigned)

### **PLLSTAT**

Reset:

### System clock status

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0	
	RESERVED							
	R							

Address: 0xF1B8

Type: R

Reset: Undefined

**Description:** System clock status

[0] PLLLOCK: 1: the PLL is locked 0: the PLL is unlocked (unsigned)



### STOPCLK1

### Stop clock control 1

7	6	5	4	3	2	1	0
RESERVED		STOP_CLKPKDT1	STOP_CLKFEC	RESERVED	INV_CLKADCI2	STOP_CLKADC11	INV_CLKADCI1
R		R/W	R/W	R	R/W	R/W	R/W

Address: 0xF1C2

**Type:** R/W **Reset:** 0x0

**Description:** Stop clock control 1

[5] STOP\_CLKPKDT1: 1: stops the packet delineator 1 clock (unsigned)

[4] STOP\_CLKFEC: 1: stops the DVBS2 FEC clock (unsigned)

[2] INV\_CLKADCI2: 1: inverts the ADC interface 2 clock (unsigned)

[1] STOP\_CLKADCI1: 1: stops the ADC interface 1 clock (unsigned)

[0] INV\_CLKADCI1: 1: inverts the ADC interface 1 clock (unsigned)

### STOPCLK2

### Stop clock control 2

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0
	RESERVED			STOP_CLKSAMP1	RESERVED	STOP_CLKVIT1	STOP_CLKTS
	F	R		R/W	R	R/W	R/W

Address: 0xF1C3

**Type:** R/W **Reset:** 0x0

**Description:** Stop clock control 2

[3] STOP\_CLKSAMP1: 1: stops the demodulator 1 clock (unsigned)

[1] STOP\_CLKVIT1: 1: stops the viterbi 1 clock (unsigned)

[0] STOP\_CLKTS: 1: stops the transport stream clock (unsigned)

**4** 

### TSTTNR0

### FSK analog cell test and configuration

7	6	5	4	3	2	1	0	
SEL_FSK		RESERVED				RESERVED		
R/W		R			R/W		R	

 Address:
 0xF1DF

 Type:
 R/W

 Reset:
 0x4

**Description:** FSK analog cell test and configuration

[7] SEL\_FSK: 1: selects FSK analog cell instead of DiSEqC 2 analog cell 0: selects DiSEqC 2 analog cell instead of FSK analog cell (unsigned)

[2] FSK\_PON: 1: fsk analog cell power on0: FSK analog cell power off (unsigned)

### TSTTNR1

### **ADC 1 test and configuration**

7	6	5	4	3	2	1	0	
		RESE	RVED			ADC1_PON	ADC1_INMODE	
	R							

 Address:
 0xF1E0

 Type:
 R/W

 Reset:
 0x27

**Description:** ADC 1 test and configuration

[1] ADC1\_PON: 1: ADC 1 power on 0: ADC 1 power off (unsigned)

[0] ADC1\_INMODE: selects amplitude range of ADC input signal

0: range 1Vpp

1: range 2Vpp (unsigned)

### **TSTTNR2**

### DiSEqC 1 test and configuration

7	6	5	4	3	2	1	0
RESE	RVED	DISEQC1_PON			RESERVED		
R	1	R/W			R		

 Address:
 0xF1E1

 Type:
 R/W

 Reset:
 0x20

**Description:** DiSEqC 1 test and configuration

[5] DISEQC1\_PON: 1: DiSEqC 1 power on0: DiSEqC 1 power off (unsigned)



8073291 Rev F

105/246

### **TSTTNR3**

### ADC 2 test and configuration

7	6	5	4	3	2	1	0
	RESERVED						
	R						

 Address:
 0xF1E2

 Type:
 R/W

 Reset:
 0x27

**Description:** ADC 2 test and configuration

[1] ADC2\_PON: 1: ADC 2 power on 0: ADC 2 power off (unsigned)

### **TSTTNR4**

### DiSEqC 2 test and configuration

7	6	5	4	3	2	1	0	
RESERVED		DISEQC2_PON	RESERVED					
R R/W			R					

 Address:
 0xF1E3

 Type:
 R/W

 Reset:
 0x20

**Description:** DiSEqC 2 test and configuration

[5] DISEQC2\_PON: 1: DiSEqC 2 power on0: DiSEqC 2 power off (unsigned)

**57** 

# Information classified Confidential - Do not copy (See last page for obligations)

### 17.3 FSK register descriptions

### **FSKTFC**x

### FSK transmitter gain and carrier frequency

	7	6	5	4	3	2	1	0	
FSKTFC2			FSKT_	_KMOD			FSKT_C	AR[17:16]	
		R/W						R/W	
	7	6	5	4	3	2	1	0	
FSKTFC1				FSKT_C	AR[15:8]				
		R/W							
	7	6	5	4	3	2	1	0	
FSKTFC0				FSKT_0	CAR[7:0]				
	R/W								

**Address:** 0xF170(x=2), 0xF171(x=1), 0xF172(x=0)

Type: R/W

**Reset:** 0x8C, 0x75, 0xC2

**Description:** FSK Transmitter gain and carrier frequency

FSKTFC2: [7:2] FSKT\_KMOD: gain of the FSK modulator (unsigned)

FSKTFC2: [1:0]

FSKTFC1: [7:0] FSKT\_CAR: FSK modulator carrier frequency (unsigned)

FSKTFC0: [7:0]

### **FSKTDELTAF**x

### **FSK transmitter frequency deviation**

	1	О	Э	4	3	2	ı	U
FSKTDELTAF1	RESERVED				FSKT_DELTAF[11:8]			
			R		R/W			
	7	6	5	4	3	2	1	0
FSKTDELTAF0	FSKT_DELTAF[7:0]							
	R/W							

**Address:** 0xF173(x=1), 0xF174(x=0)

**Type:** R/W **Reset:** 0x2, 0xC

**Description:** FSK transmitter frequency deviation

FSKTDELTAF1:

[3:0]

FSKTDELTAF0: FSKT\_DELTAF: FSK modulator frequency deviation (unsigned)

[7:0]

577

8073291 Rev F

107/246

### **FSKTCTRL**

### **FSK transmitter control**

7	6	5	4	3	2	1	0
RESERVED	FSKT_EN_SGN	FSKT_MOD_SGN		FSKT_MOD_EN		FSKT_DACMODE	
R	R/W	R/W		R/W		R/W	1

Address: 0xF175 R/W Type: Reset: 0x4

**Description:** FSK transmitter control

[6] FSKT\_EN\_SGN: sign of FSKTX\_EN

0: modulator is on when FSKTX\_EN = 1, off when FSKTX\_EN = 0

1: modulator is off when FSKTX\_EN = 1, on when FSKTX\_EN = 0 (unsigned)

[5] FSKT\_MOD\_SGN: sign of the modulator output frequency

0: FSKTX\_OUT = Fc-df when FSKTX\_IN = 0, FSKTX\_OUT = Fc+df when FSKTX\_IN = 1

1: FSKTX\_OUT = Fc+df when FSKTX\_IN = 0, FSKTX\_OUT = Fc-df when FSKTX\_IN = 1

(unsigned)

[4:2] FSKT\_MOD\_EN: modulator control bus

000: modulator off 001: modulator on

010: modulator enabled by FSKTX\_EN input

011: FSK carrier (no deviation) 100: modulator output is Fc-df

101: modulator output is Fc+df (unsigned)

[1:0] FSKT\_DACMODE: control of the FSK modulator output

00: second order sigma-delta converter 01: first order sigma-delta converter 10: no sigma-delta conversion (unsigned)



STV0903BAC Registers

#### **FSKRFCx**

# **FSK** receiver carrier frequency

	7	6	5	4	3	2	1	0
FSKRFC2	RESERVED	FSKR_DETS GN	FSKR_OUTS GN		FSKR_KAGC		FSKR_C	AR[17:16]
	R	R/W	R/W		R/W		R	/W
	7	6	5	4	3	2	1	0
FSKRFC1				FSKR_C	AR[15:8]			
				R	W			
	7	6	5	4	3	2	1	0
FSKRFC0				FSKR_0	CAR[7:0]			

**Address:** 0xF176(x=2), 0xF177(x=1), 0xF178(x=0)

Type: R/W

**Reset:** 0x10, 0x75, 0xC2

**Description:** FSK receiver carrier frequency

FSKRFC2: [6] FSKR\_DETSGN: sign of demod detect output (FSKRX\_DETECT)

0: FSKRX\_DETECT = 1 when a frequency deviation is detected, else 0

0: FSKRX\_DETECT = 0 when a frequency deviation is detected, else 1 (unsigned)

R/W

FSKRFC2: [5] FSKR\_OUTSGN: sign of demod output (FSKRX\_OUT) (unsigned)

FSKRFC2: [4:2] FSKR\_KAGC: FSK demodulator AGC time constant (unsigned)

FSKRFC2: [1:0]

FSKR\_CAR: FSK demod carrier frequency

FSKRFC1: [7:0] fskr\_carrier = 2^20 \* Fc / FMCLK, Fc = carrier freq., FMCLK = master clock freq. (unsigned)

FSKRFC0: [7:0]

FSKRK1 FSK receiver K1

7	6	5	4	3	2	1	0
	FSKR_K1_EXP				FSKR_K1_MANT		
	R/W				R/W		

 Address:
 0xF179

 Type:
 R/W

 Reset:
 0x3A

**Description:** FSK receiver K1

[7:5] FSKR\_K1\_EXP: K1 coefficient exponent (unsigned)

[4:0] FSKR\_K1\_MANT: K1 coefficient mantissa K1 = fskr\_k1\_mant \* 2^(8 + fskr\_k1\_exp), fskr\_k1\_exp = 0 to 5 (unsigned)



8073291 Rev F

109/246

FSKRK2 FSK receiver K2

	7	6	5	4	3	2	1	0		
FSKR_K2_EXP				FSKR_K2_MANT						
R/W						R/W				

 Address:
 0xF17A

 Type:
 R/W

 Reset:
 0x74

**Description:** FSK receiver K2

[7:5] FSKR\_K2\_EXP: K2 coefficient exponent (unsigned)

[4:0] FSKR\_K2\_MANT: K2 coefficient mantissa K2 = fskr\_k2\_mant \* 2^fskr\_k2\_exp, fskr\_k2\_exp =

0 to 7 (unsigned)

# **FSKRAGCR**

#### **FSK receiver AGC reference**

7	6	5	4	3	2	1	0
FSKR_0	DUTCTL			FSKR_A	GC_REF		
R/	W			R/	/W		

 Address:
 0xF17B

 Type:
 R/W

 Reset:
 0x28

**Description:** FSK receiver AGC reference

[7:6] FSKR\_OUTCTL: demod output control bus

00: normal mode

01: FSKRX\_OUT stuck at last value 10: FSKRX\_OUT stuck at 0

11: FSKRX\_OUT stuck at 1 (unsigned)

[5:0] FSKR\_AGC\_REF: demod AGC reference (unsigned)

#### **FSKRAGC**

# **FSK receiver AGC status**



Address: 0xF17C Type: R

Reset: Undefined

**Description:** FSK receiver AGC status

[7:0] FSKR\_AGC\_ACCU: demod AGC value (unsigned)

110/246 8073291 Rev F



#### **FSKRALPHA**

# FSK receiver alpha coefficient

7	6	5	4	3	2	1	0	
RESERVED				FSKR_ALPHA_EXI	FSKR_ALPHA_M			
R				R/W		R/W		

 Address:
 0xF17D

 Type:
 R/W

 Reset:
 0x17

**Description:** FSK receiver alpha coefficient

[4:2] FSKR\_ALPHA\_EXP: alpha coefficient exponent (unsigned)

[1:0] FSKR\_ALPHA\_M: alpha coefficient mantissa alpha = 256 \* (4 + fskr\_alpha\_m) \* 2^fskr\_alpha\_exp (unsigned)

#### **FSKRPLTHx**

# FSK receiver beta coefficient and PLL threshold

	7	6	5	4	3	2	1	0		
FSKRPLTH1		FSKR	_BETA			FSKR_PLL_	TRESH[11:8]			
		R/W R/W								
	7	6	5	4	3	2	1	0		
FSKRPLTH0				FSKR_PLL_	TRESH[7:0]					
				R/	W					

**Address:** 0xF17E(x=1), 0xF17F(x=0)

Type: R/W

Confidential

**Reset:** 0x80, 0x0

**Description:** FSK receiver beta coefficient and PLL threshold FSKRPLTH1: [7:4] FSKR\_BETA: beta coefficient = 2^fskr\_beta (unsigned)

FSKRPLTH1: [3:0]

FSKRPLTH1: [3.0] FSKR\_PLL\_TRESH: PLL threshold frequency (unsigned)

577

8073291 Rev F

#### **FSKRDF**x

# FSK receiver frequency deviation

	7	6	5	4	3	2	1	0		
FSKRDF1	FSKR_OUT	RESE	RVED		FS	SKR_DELTAF[12	2:8]			
	R		R		R					
	7	6	5	4	3	2	1	0		
FSKRDF0		FSKR_DELTAF[7:0]								
					n					

**Address:** 0xF180(x=1), 0xF181(x=0)

Type: R

Reset: Undefined

**Description:** FSK receiver frequency deviation

FSKRDF1: [7] FSKR\_OUT: value of FSKRX\_OUT (unsigned)

FSKRDF1: [4:0]

FSKR\_DELTAF: demod dynamic frequency deviation value (unsigned)

#### **FSKRSTEPP**

# **FSK** receiver positive step

7	6	5	4	3	2	1	0
			FSKR_ST	TEP_PLUS			
			R	/W			

 Address:
 0xF182

 Type:
 R/W

 Reset:
 0x30

**Description:** FSK receiver positive step

[7:0] FSKR\_STEP\_PLUS: signal detection positive step

step\_plus = fskr\_step\_plus[4:0] \* 2^fskr\_step\_plus[7:5] (unsigned)

# **FSKRSTEPM**

#### FSK receiver negative step



 Address:
 0xF183

 Type:
 R/W

 Reset:
 0x70

**Description:** FSK receiver negative step

[7:0] FSKR\_STEP\_MINUS: signal detection negative step

step\_minus = fskr\_step\_minus[4:0] \* 2^fskr\_step\_minus[7:5] (unsigned)

112/246 8073291 Rev F



#### **FSKRDET**x

#### FSK receiver detection status

	7	6	5	4	3	2	1	0
FSKRDET1	FSKR_DETE CT		RESERVED			FSKR_CARDE	T_ACCU[11:8]	
	R		R			i	3	
	7	6	5	4	3	2	1	0

FSKRDET0 FSKR\_CARDET\_ACCU[7:0]

Address: 0xF184(x=1), 0xF185(x=0)

Type: R Reset: 0x0

FSK receiver detection status **Description:** 

FSKRDET1: [7] FSKR\_DETECT: value of FSKRX\_DETECT (unsigned)

FSKRDET1: [3:0]

FSKR\_CARDET\_ACCU: demod average absolute frequency deviation (unsigned) FSKRDET0: [7:0]

#### **FSKRDTHx**

# FSK receiver carrier detection and loss threshold

	7	6	5	4	3	2	1	0	
FSKRDTH1	F	SKR_CARLOS	S_THRESH[11:	8]	FSKR_CARDET_THRESH[11:8]				
		R/	W		R/W				
	7	6	5	4	3	2	1	0	
FSKRDTH0	FSKR_CARDET_THRESH[7:0]								

R/W

Address: 0xF186(x=1), 0xF187(x=0)

R/W Type:

Reset: 0x11, 0x89

**Description:** FSK receiver carrier detection and loss threshold

FSKRDTH1: [7:4] FSKR\_CARLOSS\_THRESH: signal lost frequency threshold (unsigned)

FSKRDTH1: [3:0]

FSKR\_CARDET\_THRESH: signal detected frequency threshold (unsigned) FSKRDTH0: [7:0]



Downloaded from Arrow.com.

Registers STV0903BAC

# **FSKRLOSS**

# FSK receiver carrier loss threshold

7 6 5 4 3 2 1 0

FSKR\_CARLOSS\_THRESH[7:0]

R/W

 Address:
 0xF188

 Type:
 R/W

 Reset:
 0x6

**Description:** FSK receiver carrier loss threshold

[7:0] FSKR\_CARLOSS\_THRESH: signal lost frequency threshold (unsigned)

114/246 8073291 Rev F

# 17.4 DIS register descriptions

#### **DISTXCTL**

# **DiSEqC transmitter control**

7	6	5	4	3	2	1	0
TIM_OFF	DISEQC_RESET	MD MIE	I	DIS_PRECHARGE		DISTX_MODE	
R/W	R/W	RΛ	V	R/W		R/W	

 Address:
 0xF1A0

 Type:
 R/W

 Reset:
 0x2A

**Description:** DiSEqC transmitter control

[7] TIM\_OFF: 1: time offset enabled 0: time offset disabled (unsigned)

[6] DISEQC\_RESET: 1: FIFO content is cleared (unsigned)

[5:4] TIM\_CMD: timer control.

00: Tim = 15 ms at f22 = 22 kHz 01: Tim = 20 ms at f22 = 22 kHz 10: Tim = 25 ms at f22 = 22 kHz

11: Tim = 30 ms at f22 = 22 kHz (unsigned)

[3] DIS\_PRECHARGE: 1:FIFO precharge disabled (unsigned)

[2:0] DISTX\_MODE: DiSEqC transmission configuration

000: continuous (22 kHz) tone

001: reserved 010: DiSEqC 2/3 011: DiSEqC 3/3

100: DiSEqC 2/3 Envelop mode101: DiSEqC 3/3 Envelop mode

110: reserved

111: reserved (unsigned)



#### **DISRXCTL**

# **DiSEqC** receiver control

7	6	5	4	3	2	1	0
RECEIVER_ON	IGNO_SHORT22K	ONECHIP_TRX	EXT_ENVELOP	PIN_SELECT		IRQ_RXEND	IRQ_4NBYTES
R/W	R/W	R/W	R/W	R/W		R/W	R/W

 Address:
 0xF1A1

 Type:
 R/W

 Reset:
 0x0

**Description:** DiSEqC receiver control

[7] RECEIVER\_ON: 1: receiver enabled (unsigned)

[6] IGNO\_SHORT22K: 1: ignore short 22k mode (unsigned)

[5] ONECHIP\_TRX: 1: DiSEqC Rx connected to Tx (loopback mode for test).

0: Rx is off when Tx is transmitting. (unsigned)

[4] EXT\_ENVELOP: 0: receives the 22KHz tone from the pin selected using pin\_select.1: DiSEqC Rx expects a digital 1 or 0 representing the envelope of the tone of the selected GPIO via pin\_select (DISEQCINn pin is disabled). (unsigned)

[3:2] PIN\_SELECT: Select DiSEqC n input pin and polarity.

00: Analog, DISEQCINn pin;

01: n=1 GPIO1. n=2 GPIO4.

10: Inverted analog, DISEQCINn pin

11: Inverted GPIO1/4 (unsigned)

[1] IRQ\_RXEND: 1: DiSEqC controller sends interrupt at end of receive block0: no IRQ (unsigned)

[0] IRQ\_4NBYTES: 1: DiSEqC controller sends interrupt when RX FIFO contains 4 or more bytes.0: no IRQ (unsigned)



STV0903BAC Registers

# **DISRX\_ST0**

# **DiSEqC** receiver status0

7	6	5	4	3	2	1	0
RX_END	RX_ACTIVE	SHORT_22KHZ	CONT_TONE	FIFO_4BREADY	FIFO_EMPTY	RESERVED	ABORT_DISRX
R	R	R	R	R	R	R	R

Address: 0xF1A4

Type: R

Reset: Undefined

**Description:** DiSEqC receiver status0

[7] RX\_END: 1: reception is ended (unsigned)

[6] RX\_ACTIVE: 1: receiver is active (unsigned)

[5] SHORT\_22KHZ: 1: a short 22 kHz sequence has been received since last bit erase (unsigned)

[4] CONT\_TONE: 1: more than 33 pulse-widths of tone burst have been detected (continuous tone present) (unsigned)

[3] FIFO\_4BREADY: 1: there are 4 or more bytes in the FIFO ready for reading (unsigned)

[2] FIFO\_EMPTY: 1: the FIFO is empty (unsigned)

[0] ABORT\_DISRX: 1: DiSEqC receive sequence has been aborted (unsigned)

#### DISRX\_ST1

#### DiSEqC receiver status1

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0
RX_FAIL	FIFO_PARITYFAIL	RX_NONBYTE	FIFO_OVERFLOW		EIFO BYTENBB		
R	R	R	R		F	₹	

Address: 0xF1A5

Type: R

Reset: Undefined

**Description:** DiSEqC receiver status1

- [7] RX\_FAIL: 1: reception problem (short 22 kHz or continuous tone sequence) (unsigned)
- [6] FIFO\_PARITYFAIL: 1: transmission error. The parity checks fail (unsigned)
- [5] RX\_NONBYTE: 1: transmission error. The number of received bits does not correspond to a full data byte (8 bits + parity). (unsigned)
- [4] FIFO\_OVERFLOW: 1: DiSEqC receiver FIFO overflow. More than 8 bytes are waiting (unsigned)
- [3:0] FIFO\_BYTENBR: number of bytes contained in the DiSEqC receiver FIFO (unsigned)

577

8073291 Rev F

117/246

#### **DISRXDATA**

# **DiSEqC** receiver FIFO

7 6 5 4 3 2 1 0

DISRX\_DATA

R/W

 Address:
 0xF1A6

 Type:
 R/W

 Reset:
 0x0

**Description:** DiSEqC receiver FIFO

[7:0] DISRX\_DATA: DiSEqC receiver FIFO, 8 bytes deep. (unsigned)

#### **DISTXDATA**

# **DiSEqC transmitter FIFO**

7	6	5	4	3	2	1	0		
	DISEQC_FIFO								
	R/W								

 Address:
 0xF1A7

 Type:
 R/W

 Reset:
 0x0

**Description:** DiSEqC transmitter FIFO

[7:0] DISEQC\_FIFO: DiSEqC transmitter FIFO. 8 bytes deep. (unsigned)

#### **DISTXSTATUS**

# **DiSEqC** transmitter status

7	6	5	4	3	2	1	0
TX_FAIL	FIFO_FULL	TX_IDLE	GAP_BURST		YYCICA CATAC	) 	
R	R	R	R		F	₹	

Address: 0xF1A8

Type: R

Reset: Undefined

**Description:** DiSEqC transmitter status

[7] TX\_FAIL: 1: transmission failed (unsigned)
[6] FIFO\_FULL: 1: Tx FIFO is full (unsigned)
[5] TX\_IDLE: 1: Tx FIFO is empty (unsigned)

[4] GAP\_BURST: 1: Tx gap (as programmed in DiSEqC.tim\_cmd) has not yet expired (unsigned)

[3:0] TXFIFO\_BYTES: number of bytes in Tx FIFO (waiting to be transmitted) (unsigned)

118/246 8073291 Rev F



#### F22TX

# DiSEqC 22 kHz transmitter frequency tone control

7 6 5 4 3 2 1 0 F22\_REG R/W

 Address:
 0xF1A9

 Type:
 R/W

 Reset:
 0x99

**Description:** DiSEqC 22 kHz transmitter frequency tone control

[7:0] F22\_REG: tone modulation frequency control. FDiSEqC\_Tx = M\_CLK / (32 x DISF22dec)

For 22 kHz operation and M\_CLK = 135 MHz, f22\_reg = 192 or 0xC0. (unsigned)

#### F22RX

# DiSEqC 22 kHz receiver frequency tone control

7 6 5 4 3 2 1 0

F22RX\_REG

R/W

 Address:
 0xF1AA

 Type:
 R/W

 Reset:
 0x7

**Description:** DiSEqC 22 kHz receiver frequency tone control

[7:0] F22RX\_REG: tone modulation frequency control. FDiSEqC\_Rx = M\_CLK / (32 x DISF22dec)

For 22 kHz operation and M\_CLK = 135 MHz, f22rx\_reg = 192 or 0xC0. (unsigned)

#### **ACRPRESC**

# **Auxiliary clock control**

7	6	5	4	3	2	1	0
		RESERVED	ACR_PRESC				
		R		R/W			

 Address:
 0xF1AC

 Type:
 R/W

 Reset:
 0x1

**Description:** Auxiliary clock control

[2:0] ACR\_PRESC: Auxiliary clock prescaler

000: reserved

001: prescaler divided by 2 010: prescaler divided by 16 011: prescaler divided by 128 100: prescaler divided by 1024 101: prescaler divided by 8192 110: prescaler divided by 65536

111: prescaler divided by 524288 (unsigned)

577

8073291 Rev F

119/246

Downloaded from Arrow.com.

Registers STV0903BAC

# **ACRDIV**

# **Auxiliary clock division control**

7 6 5 4 3 2 1 0

ACR\_DIV

R/W

 Address:
 0xF1AD

 Type:
 R/W

 Reset:
 0x14

**Description:** Auxiliary clock division control

[7:0] ACR\_DIV: Auxliary clock division

Faux = MCLK/(acr\_div x acr\_presc), MCLK = 270 MHz

The obtained signal is square wave, with 0 = divided by 256 (unsigned)

120/246 8073291 Rev F



# 17.5 DMD register descriptions

# **IQCONST**

# Constellation editor configuration

/	6	5	4	3	2	1	0
RESERVED	CONSTEL	_SELECT			IQSYMB_SEL		
R	R/\	W			R/W		

 Address:
 0xF400

 Type:
 R/W

 Reset:
 0x0

**Description:** Constellation editor configuration

[6:5] CONSTEL\_SELECT: observation mode for ISYMB & QSYMB.

00: normal mode, observe the selection iqsymb\_sel[4:0]

01: inverse mode, observe the selection TCTL1/tst\_iqsymbsel[4:0]

10: superpose mode: observe iqsymb\_sel[4:0] and TCTL1/tst\_iqsymbsel[4:0]

11: staggered superpose mode: observe the selection iqsymb\_sel[4:0] and the selection TCTL1/tst\_iqsymbsel[4:0] divided by 2 (this will help distinguish the 2 figures). (unsigned)

[4:0] IQSYMB\_SEL: selection of measuring point

Measuring Points in data flow: 0x00: demodulator IQ output 0x01: equaliser output

0x02: derotator 2 output (signal divided by 2)

0x03: symbols+inter symbols output (superimposed)

0x04: symbols output 0x05: inter symbols output

0x06: derotator 1 output (samples, divided by 2) 0x07: IQ mismatches output (amplitude, angle, DC)

0x08: demodulation input

# **NOSCFG**

#### Configuration of noise indicators

7	6	5	4	3	2	1	0
RESERVED		DUMMYPL_NOSDATA	NOSPLH_BETA			NOSDATA_BETA	
R		R/W	R/W			R/W	

 Address:
 0xF401

 Type:
 R/W

 Reset:
 0x14



8073291 Rev F

121/246

**Description:** 

Forcing (internally) nosplh\_beta = 11 and nosdata\_beta = 111 while the demodulator is unlocked will set the registers to globally correct values (correct order of magnitude) as quickly as possible.

[5] DUMMYPL\_NOSDATA: Method of accounting for Dummy PLFrames in DVBS2:

0: consider them when calculating xNOSPLHx

1: consider them when calculating xNOSDATAx (unsigned)

[4:3] NOSPLH\_BETA: error collection speed for structure symbols (DVBS2 only):

11: fastest, 2^0

10: 2^-8

01: 2^-10, standard value 00: slowest (unsigned)

[2:0] NOSDATA\_BETA: error collection speed for usable load (DVBS2 or DVBS1/Legacy DTV):

111: fastest, 2^0

110: 2^-8

101: 2^-10

100: 2^-12, standard value

011: 2^-14 010: 2^-16 001: 2^-18

000: slowest, 2^-20 (unsigned)

#### **ISYMB**

#### Constellation editor I track

7	6	5	4	3	2	1	0
			I_SYI	MBOL			
R							

Address: 0xF402

Type: R

Reset: Undefined

**Description:** Constellation editor I track

[7:0] I\_SYMBOL: (signed)

#### **QSYMB**

#### Constellation editor Q track

7	6	5	4	3	2	1	0		
	Q_SYMBOL								
				R					

Address: 0xF403 Type: R

Reset: Undefined

**Description:** Constellation editor Q track

[7:0] Q\_SYMBOL: time consistent with ISYMB.i\_symbol. (signed)

122/246 8073291 Rev F



#### AGC1CFG

#### IQ mismatch control

_	7	6	5	4	3	2	1 0	
	DC_FROZEN	DC_CORRECT	AMM_FROZEN	AMM_CORRECT	QUAD_FROZEN	QUAD_CORRECT	RESERVED	
	R/W	R/W	R/W	R/W	R/W	R/W	R	

 Address:
 0xF404

 Type:
 R/W

 Reset:
 0x54

**Description:** IQ mismatch control

[7] DC\_FROZEN: compensation freeze (unsigned)

[6] DC\_CORRECT: compensation authorization

01: DC compensation active

11: DC compensation active but fixed

10: more compensation with conservation of the last measure

00: more compensation, the measure is becoming abnormal (unsigned)

[5] AMM\_FROZEN: compensation freeze (unsigned)

[4] AMM\_CORRECT: compensation authorization

01: DC compensation active

11: DC compensation active but fixed

10: more compensation with conservation of the last measure

00: more compensation, the measure is becoming abnormal (unsigned)

[3] QUAD\_FROZEN: compensation freeze (unsigned)

[2] QUAD\_CORRECT: compensation authorization

01: DC compensation active

11: DC compensation active but fixed

10: more compensation with conservation of the last measure

00: more compensation, the measure is becoming abnormal (unsigned)



Registers STV0903BAC

# AGC1CN AGC1 control

7	6	5	4	3	2	1	0
AGC1_LOCKED	RESFRVED		AGC1_MINPOWER	AGCOUT_FAST		AGCIQ_BETA	
R	F	}	R/W	R/W		R/W	

 Address:
 0xF406

 Type:
 R/W

 Reset:
 0x19

**Description:** AGC1 control

[7] AGC1\_LOCKED: AGC1 stability indicator

1: AGC1 has stabilized. (read put to 0 on a read,unsigned)

[4] AGC1\_MINPOWER: limit selection for POWERI+POWERQ (see above). (unsigned)

[3] AGCOUT\_FAST: PWM signal speed output from AGC1:

0: 1/64 Mclk 1: 1/4 Mclk

Operation latitude is required to compensate for a loss on the RC network connected to the pin of AGC1. (unsigned)

[2:0] AGCIQ\_BETA: AGC1 loop speed:

As soon as the demodulator is in the process of locking (demod\_tracked=1), subtract 1.5 from aggig\_beta internally (division of this speed by 8).

000: stop 001: slowest

..

111: fastest (unsigned)

AGC1REF AGC1 reference

7	6	5	4	3	2	1	0		
	AGCIQ_REF								
	R/W								

 Address:
 0xF407

 Type:
 R/W

 Reset:
 0x58

**Description:** AGC1 reference

[7:0] AGCIQ\_REF: AGC1 reference module.

Unit = ADCI or Q / sqrt(2)

Consign AGC1 =  $I^2 + Q^2 - 2 * (agciq_ref^2) (unsigned)$ 

124/246 8073291 Rev F



Confidentia

STV0903BAC Registers

#### **IDCCOMP**

# DC compensation on I

7 6 5 4 3 2 1 0

IAVERAGE\_ADJ

R

Address: 0xF408

Type: R

Reset: Undefined

**Description:** DC compensation on I

[7:0] IAVERAGE\_ADJ: Unit = in 1/2 of ADCI

0x80: error of +0x40 on ADCI 0x00: no correction necessary 0x7F: error of -0x3F on ADCI (signed)

**QDCCOMP** 

DC compensation on Q

7 6 5 4 3 2 1 0

QAVERAGE\_ADJ

R

Address: 0xF409

Type: R

Reset: Undefined

**Description:** DC compensation on Q

[7:0] QAVERAGE\_ADJ: Unit = in 1/2 of ADCQ

0x80: error of +0x40 on ADCQ 0x00: no correction necessary

0x7F: error of -0x3F on ADCQ (signed)

**POWERI** 

Power measured on I

Information classified Confidential - Do not copy (See last page for obligations)

7 6 5 4 3 2 1 0

POWER\_I

R

Address: 0xF40A Type: R

Reset: Undefined

**Description:** Power measured on I

[7:0] POWER\_I: Unit: in 1/4 of ADCI. (unsigned)

**57** 

8073291 Rev F

125/246

#### **POWERQ**

#### Power measured on Q

7 6 5 4 3 2 1 0

POWER\_Q

R

Address: 0xF40B

Type: R

Reset: Undefined

**Description:** Power measured on Q

[7:0] POWER\_Q: Unit: in 1/4 of ADCQ. (unsigned)

#### AGC1AMM

# Amplitude compensation of Q with respect to I

7 6 5 4 3 2 1 0

AMM\_VALUE

R/W

Address: 0xF40C Type: R/W

Reset: Undefined

**Description:** Amplitude compensation of Q with respect to I

[7:0] AMM\_VALUE: < 0x80: Q attenuated = 0x80: no correction necessary

> 0x80: Q amplified

Compensation = amm\_value / 0x80 (unsigned)

# AGC1QUAD

# Quadrature compensation of Q with respect to I

7 6 5 4 3 2 1 0

QUAD\_VALUE

R/W

Address: 0xF40D Type: R/W

Reset: Undefined

**Description:** Quadrature compensation of Q with respect to I

[7:0] QUAD\_VALUE: < 0x00: a little of I taken from Q

0x00: no correction necessary

> 0x00: a little of I added to Q (signed)

126/246 8073291 Rev F



# **AGCIQIN1**

STV0903BAC

# **AGC1** accumulator

**AGC1** accumulator

7 6 5 4 3 2 1 0

AGCIQ\_VALUE[15:8]

R/W

Address: 0xF40E Type: R/W

Reset: Undefined

**Description:** AGC1 accumulator

[7:0] AGCIQ\_VALUE: 0x0000: maximum amplification (signal too weak)

0x8000: middle value

0xFFFF: minimum amplification (signal too strong) (unsigned)

AGCIQIN0

7 6 5 4 3 2 1 0

AGCIQ\_VALUE[7:0]

R/W

Address: 0xF40F Type: R/W

Reset: Undefined

**Description:** AGC1 accumulator

[7:0] AGCIQ\_VALUE: 0x0000: maximum amplification (signal too weak)

0x8000: middle value

 ${\tt 0xFFFF: minimum\ amplification\ (signal\ too\ strong)\ (unsigned)}$ 

57

#### **DEMOD**

# General register for demodulator main functions

7	6	5	4	3	2	1	0
MANUALS2_ROLLOFF	RESERVED	SPECINV_CONTROL		FORCE_ENASAMP	MANUALSX_ROLLOFF	ROLLOFF_CONTROL	
R/W	R	R/W		R/W	R/W	R/W	

Address: 0xF410

**Type:** R/W **Reset:** 0x8

**Description:** General register for demodulator main functions

[7] MANUALS2\_ROLLOFF: Roll-Off filter control mode (DVBS2 only):

0: automatic mode. Start with value in rolloff\_control (decribed below) then set value read in MATYPE/RO[1:0].

1: manual mode, use value set in rolloff\_control (full stop). (unsigned)

[5:4] SPECINV\_CONTROL: local spectral inversion control

00: automatic

01: automatic, with reset to 0 when a new search is launched

10: manual set to 0

11: manual set to 1 (unsigned)

[3] FORCE\_ENASAMP: mode for treatment at very low baud rates (oversampling > ~200)

0: decimation (raw, without filtering) of the surplus samples, which avoids saturation of the Nyquist filters at these very low baud rates. Correct calibration of the analog filters is important to avoid folding.

1: prohibit decimation. It will not be possible to capture correctly at very lowbaud rates (oversampling  $> \sim 200$ ). (unsigned)

[2] MANUALSX\_ROLLOFF: Roll-Off control of Nyquist filters in DVBS1/Legacy DTV (for DVBS2, see manuals2\_rolloff above):

0:automatic mode,

DVBS1: initialisation with rolloff\_control (above). Then after lock force a value of 35%. Legacy DTV:initialisation with rolloff\_control (above). Then after lock force a value of 20%.

1: manual mode, use rolloff\_control whatever the situation. (unsigned)

[1:0] ROLLOFF\_CONTROL: roll off at init or in manual mode

00:35% 01:25% 10:20% (11:15%)

(The same table as the DVBS2 specification)

See TMGOBS/rolloff\_status to observe the chosen roll-off. (unsigned)

477

#### **DMDMODCOD**

# Override register for MODCOD&TYPE

7	6	5	4	3	2	1	0
MANUAL_MODCOD			ремор_морсор			DEMOD TYPE	
R/W			R/W			R/\	W

Address: 0xF411

Type: R/W

Reset: Undefined

**Description:** Override register for MODCOD&TYPE

[7] MANUAL\_MODCOD: manual override of MODCOD & TYPE (DVBS2 only)

1: MODCOD & TYPE are set by the fields demod\_modcod and demod\_type as below.

0: they are inactive. (unsigned)

[6:2] DEMOD\_MODCOD: DVBS2:

0: DummyPL 8: QPSK 4/5 16: 8PSK 8/9 24: 32APSK 3/4

1: QPSK 1/4 9: QPSK 5/6 17: 8PSK 9/10 25: 32APSK 4/5

2: QPSK 1/3 10: QPSK 8/9 18: 16APSK 2/3 26: 32APSK 5/6

3: QPSK 2/5 11: QPSK 9/10 19: 16APSK 3/4 27: 32APSK 8/9

4: QPSK 1/2 12: 8PSK 3/5 20: 16APSK 4/5 28: 32APSK 9/10

5: QPSK 3/5 13: 8PSK 2/3 21: 16APSK 5/6 29: --

6: QPSK 2/3 14: 8PSK 3/4 22: 16APSK 8/9 30: --

7: QPSK 3/4 15: 8PSK 5/6 23: 16APSK 9/10 31: RQ

DVBS1/Legacy DTV convention:

4: QPSK 1/2

5: QPSK 3/5

6: QPSK 2/3

7: QPSK 3/4

9: QPSK 5/6

10: QPSK 6/7 (DVBS2 QPSK 8/9)

11: QPSK 7/8 (DVBS2 QPSK 9/10)

The others have no meaning (unsigned)

[1:0] DEMOD\_TYPE: DVBS2 only

bit 1: Short frame mode

bit 0: Pilots present (unsigned)



# **DSTATUS**

# **Demodulator status 1**

7	6	5	4	3	2	1	0
CAR_LOCK	TMG OCK OLALITY		RESERVED	LOCK_DEFINITIF		HESERVED.	OVADC_DETECT
R	F	R	R	R		R	R

Address: 0xF412

Type: R

Reset: Undefined

**Description:** General status

[7] CAR\_LOCK: carrier lock (unsigned)

[6:5] TMGLOCK\_QUALITY: timing lock quality

00: timing not locked

01: timing in process of being locked

1x: timing locked (unsigned)

[3] LOCK\_DEFINITIF: demodulator locked The official locking indicator. (unsigned)

[0] OVADC\_DETECT: Persistant ADC overflow detected; on more than 1/16th of all samples from the input ADCs (i.e. >6%) . (unsigned)

#### **DSTATUS2**

#### **Demodulator status 2**

7	6	5	4	3	2	1	0
DEMOD_DELOCK		RESERVED		AGC1_NOSIGNALACK	AGC2_OVERFLOW	CFR_OVERFLOW	GAMMA_OVERUNDER
R/W		R		R	R	R	R

Address: 0xF413

Type: R

Reset: Undefined

**Description:** Failure observation

- [7] DEMOD\_DELOCK: Detection of a zero passage in DSTATUS/LOCK\_DEFINITIF. Useful for debug. Reset to zero by an I2C write. (read put to 0 on a write,unsigned)
- [3] AGC1\_NOSIGNALACK: diagnostic "Tuner no signal". No signal at the ADC entries. (read put to 0 on a read,unsigned)
- [2] AGC2\_OVERFLOW: AGC2 saturation at maximum amplification (no signal after Nyquist filtering). (read put to 0 on a read,unsigned)
- [1] CFR\_OVERFLOW: CFR has reached the limit of CFRUP, CFRLOW or +-tuner max range. (read put to 0 on a read,unsigned)
- [0] GAMMA\_OVERUNDER: SFR has reached the limit of SFRmin (symbol rate min range) or SFRmax (tuner max range). (read put to 0 on a read,unsigned)



#### **DMDCFGMD**

# **Demodulator configuration 1**

7	6	5	4	3	2	1 0	
DVBS2_ENABLE	DVBS1_ENABLE	RESERVED	SCAN_ENABLE	CFR_AUTOSCAN	RESERVED	TUN_RNG	
R	R	R	R	R	R	R	

Address: 0xF414

Type: R

Reset: 0xC9

**Description:** Main modes. Value recommended: 0xF8+tuner\_range[1:0]

Certain bits of this register are independently set to 1 or 0 (internally) depending upon the AEP selected and upon the step currently in progress in the state machine.

[7] DVBS2\_ENABLE: 1: authorize a DVBS2 search. (unsigned)

[6] DVBS1\_ENABLE: 1: authorize a DVBS1/Legacy DTV search. (unsigned)

[4] SCAN\_ENABLE: 1: authorize symbol rate scanning. (unsigned)

[3] CFR\_AUTOSCAN: 1: authorize CFRINIT as a variable. (unsigned)

[1:0] TUN\_RNG: tuner bandwidth range:

tuner\_range: 0 1 2 3

SFRxx max: 1/2 1/2 1/4 1/8 MCLK

CFRxx max: +-1/2 +-1/4 +-1/8 +-1/16 MCLK @ 135 MHz 67.5 67.5 33.7 16.9 MSymb/s

+-67.5 +-33.7 +-16.9 +-8.4 MHz

Usual range: 1 (unsigned)



STV0903BAC Registers

#### **DMDCFG2**

# **Demodulator configuration 2**

7	6	5	4	3	2	1	0
RESERVED	S1S2_SEQUENTIAL	RESERVED	INFINITE_RELOCK			HESERAVED	
R	R/W	R	R/W		I	R	

Address: 0xF415

Type: R/W

**Reset:** 0xFB

**Description:** State machine internal behavior. Value recommended in general: 0xFB

Certain bits of this register are independently set to 1 or 0 (internally) in "demod

relock" and "tuner centering" modes.

[6] S1S2\_SEQUENTIAL: 1: sequential search DVBS2 and DVBS1/Legacy DTV (if DMDCFGMD.dvbs2\_enable AND DMDMDCFG.dvbs1\_enable are at 1).

0: parallel search.

For broadcast QPSK and 8PSK, parallel search (Pn\_S1S2\_SEQUENTIAL = 0) is

recommended

For 16APSK and 32APSK (advanced version only) sequential search (

Pn\_S1S2\_SEQUENTIAL = 1) is recommended (unsigned)

[4] INFINITE\_RELOCK: timeout mode during relock:

1: try to relock infinitely.

0: time out after 64 trials. (unsigned)

#### **DMDISTATE**

# **AEP launch register**

7	6	5	4	3	2	1	0
	RESERVED			!	2C_DEMOD_MOD	E	
	R				R/W		

 Address:
 0xF416

 Type:
 R/W

 Reset:
 0x5C

**Description:** AEP launch register

[4:0] I2C\_DEMOD\_MODE: See Chapter 5.13 Algorithmic Entry Points. (unsigned)



#### **DMDTOM**

# Coarse carrier & symbol time constant

7 6 5 4 3 2 1 0

DMDT0\_MIN

R/W

 Address:
 0xF417

 Type:
 R/W

 Reset:
 0x10

**Description:** Coarse carrier & symbol time constant

[7:0] DMDT0\_MIN: minimum wait time (in samples) in coarse carrier search. If the value zero is assigned, the AEPs using the coarse search algorithm will exit at the end of the coarse search state (and will not proceed with the fine search). (unsigned)

#### **DMDSTATE**

# Step currently in progress in the demodulator general state machine

7	6	5	4	3	2	1	0
RESERVED	HEADER	R_MODE			RESERVED		
R	F	3			R		

Address: 0xF41B

Type: R

Reset: Undefined

**Description:** Attention: If bit 7 is set to '0' then any I2C write to this register will cause the AEP to

be re-launched.

[6:5] HEADER\_MODE: locking status

00: searching

01: 1st DVBS2 PLHeader detected, searching for residual offset symbol.

10: DVBS2 mode

11: DVBS1/Legacy DTV mode (unsigned)

577

STV0903BAC Registers

#### **DMDFLYW**

#### **Demodulator status**

7	6	5	4	3	2	1	0	
	I2C_IF	RQVAL		FLYWHEEL_CPT				
	F	3			F	3		

Address: 0xF41C

**Description:** Demodulator status

[7:4] I2C\_IRQVAL: IRQ (Interrupt ReQuest) sent by the demodulator. Also serves as a final diagnostic for the demodulator. This info is supplied at the same time as the impulse demod\_irq to the circuit interrupt manager. The host processor must therefore read this field to get details on the interruption received:

0x0: --

0x1: AGC1/AGC2/CFR1/SFR overflow -> no signal

0x2: limits of CFRUP<->CFRLOW and/or SFRUP<->SFRLOW exceeded

If the demodulator is locked, a simple indication Otherwise, a timeout (followed by demod\_fail)

0x3: timeout steps 3,6 -> no signal

0x4: fail after 8 (or 64 in force relock mode) looped

0x5: timeout step 9 -> undecodable

0x6: lock DVBS2 0x7: unlock DVBS2

0x8: lock DVBS1/Legacy DTV 0x9: unlock DVBS1/Legacy DTV

0xA: --0xB: --

0xC: FIFO results full
Final demand to empty
0xD: BandWidth FullScan done

Scan finished (end of AEP 0x11 or 0x1B) 0xE: FIFO results have passed the mark of 8 results

Urgent demand to empty results register

0xF: --

A write to this register erases the value in i2c\_irqval (unsigned)

[3:0] FLYWHEEL\_CPT: PLHeader correct counter detected. When this counter becomes 0xF the demodulator is defined as locked (DVBS2 only). A little before (from 3), the internal signal demod\_tracked becomes 1 (visible on the SD Data, see chapter "SDD - Serial Data Description"). (unsigned)



#### **DSTATUS3**

#### **Demodulator status 3**

7	6	5	4	3	2	1	0			
RESERVED	DEMOD_C	DEMOD_CFGMODE		RESERVED						
R	F	R		R						

Address: 0xF41D

Type: R

Reset: Undefined

**Description:** Status of certain operation steps

[6:5] DEMOD\_CFGMODE: Demodulator functional mode:

00: demodulation

01: Scanning pass band (no tuner control)

10: Scanning tuner range

11: Calibration (of tuner) (unsigned)

#### **DMDCFG3**

# **Demodulator configuration 3**

7	6	5	4	3	2	1	0
	BESERVE			NOSTOP_FIFOFULL		RESERVED	
	F	?	•	R/W		R	

Address: 0xF41E

Type: R/W Reset: 0x8

**Description:** Demodulator configuration 3

[3] NOSTOP\_FIFOFULL: behavior when FIFO results full

0: wait for emptying before continuing. Can lead to hang situations (that can be baffling) if no emptying procedure is in action for that FIFO.

1: do not hang the system (the data may be lost). (unsigned)

577

Registers

#### DMDCFG4

STV0903BAC

# **Demodulator configuration 4**

7	6	5	4	3	2	1	0
	RESERVED			TUNER_NRELAUNCH		RESERVED	
	F	₹		R/W		R	

Address: 0xF41F R/W Type: Reset: 0x0

**Description:** Demodulator configuration 4

> [3] TUNER\_NRELAUNCH: A method of reprogramming the tuner in the case of failure due to tuner I2C error or tuner lock criteria.

1: soft increment tuner. Hypothesis: the problem may have been related to a 'frequency hole' thus it is better to move along a bit.

0: AEP Stop. Sstop the state machine for manual intervention. (unsigned)

# **CORRELMANT**

Confidential

# Differential correlator limit mantissa

7	6	5	4	3	2	1	0			
	CORREL_MANT									
	RW									

Address: 0xF420 R/W Type: Reset: 0x70

**Description:** Differential correlator limit mantissa

[7:0] CORREL\_MANT: see CORRELEXP.correl\_exp (unsigned)

#### **CORRELABS**

# Absolute correlator limit mantissa

7	6	5	4	3	2	1	0		
	CORREL_ABS								
	R/W								

Address: 0xF421 R/W Type: Reset: 0x9E

**Description:** Absolute correlator limit mantissa

[7:0] CORREL\_ABS: see CORRELEXP.correl\_absexp (unsigned)



8073291 Rev F

137/246

#### **CORRELEXP**

# Relative and absolute correlation limit exponents

7	6	5	4	3	2	1	0	
	CORREL_	_ABSEXP		CORREL_EXP				
	R/	W			R/	W		

 Address:
 0xF422

 Type:
 R/W

 Reset:
 0xAA

**Description:** Relative and absolute correlation limit exponents.

```
[7:4] CORREL_ABSEXP: calculation mode of absolute limit ("Fast Hadamar")
      Values referenced on simple AGC2REF.agc2_ref:
         0000: limit = correl_abs*agc2_ref/32
        0001: limit = correl_abs*agc2_ref/16
        0010: limit = correl_abs*agc2_ref/8
         0011: limit = correl_abs*agc2_ref/4
      Manual values:
         0100: limit = correl_abs*8
        0101: limit = correl_abs*16
        0110: limit = correl_abs*32
         0111: limit = correl_abs*64
      Values referenced on adaptive agc2_ref (3/4=0.75):
         1000: init limit = correl_abs*agc2_ref/32
         1001: init limit = correl_abs*agc2_ref/16
         1010: init limit = correl_abs*agc2_ref/8 <-Recommended
         1011: init limit = correl_abs*agc2_ref/4
      Special case reference values:
         0100: --
         0101: limit = 640
        0110: --
        0111: limit = 0xFFFF
        correl_abs: CORRELABS register field. (unsigned)
[3:0] CORREL_EXP: calculation mode of relative limit ("Real Time Correlator")
      Values referenced on simple AGC2REF.agc2_ref:
         0000: limit = (correl_mant*agc2_ref)^2/4
         0001: limit = (correl_mant*agc2_ref)^2/2
         0010: limit = (correl_mant*agc2_ref)^2
        0011: limit = (correl_mant*agc2_ref)^2*2
      Manual values:
         0100: limit = correl_mant*32
         0101: limit = correl_mant*64
        0110: limit = correl_mant*128
         0111: limit = correl mant*256
      Values referenced on adaptive agc2_ref (3/4):
         1000: init limit = (correl_mant*agc2_ref)^2/4
         1001: init limit = (correl mant*agc2 ref)^2/2
         1010: init limit = (correl_mant*agc2_ref)^2 <-Recommended
         1011: init limit = (correl_mant*agc2_ref)^2*2
      Values referenced on adaptive agc2_ref (1/2):
         1100: init limit = (correl_mant*agc2_ref)^2/4
         1101: init limit = (correl_mant*agc2_ref)^2/2
         1110: init limit = (correl_mant*agc2_ref)^2
         1111: init limit = (correl_mant*agc2_ref)^2*2
        agc2_ref: see AGC2REF register
        correl_mant: CORRELMANT register field. (unsigned)
```

138/246 8073291 Rev F



Confidentia

#### **PLHMODCOD**

# **Current MODCOD&TYPE, only DVBS2**

7	6	5	4	3	2	1	0
SPECINV_DEMOD			PLH_MODCOD			i i	7 H
R			R			1	R

Address: 0xF424

Type: R

Reset: Undefined

**Description:** Current MODCOD&TYPE, only DVBS2

[7] SPECINV\_DEMOD: local spectral inversion detected by the demodulator in DVBS2 mode. (unsigned)

[6:2] PLH\_MODCOD: Current MODCOD (value not stable). Use register DMDMODCOD.

[1:0] PLH\_TYPE: current TYPE (value not stable). Use register DMDMODCOD. (unsigned)

#### **DMDREG**

# Various special cases

7	6	5	4	3	2	1	0
			RESERVED				DECIM_PLFRAMES
			R			·	R/W

 Address:
 0xF425

 Type:
 R/W

 Reset:
 0x0

**Description:** Various special cases

[0] DECIM\_PLFRAMES: 1: eliminate 1 frame in 2 if more than 64 consecutive errored packets or fames are detected false.

This can prevent the IC from overheating in rain fade conditions. (unsigned)

5/

#### AGC<sub>2</sub>O

# **AGC2** configuration

7	6	5	4	3	2	1	0		
		RESERVED			AGC2_COEF				
		R			R/W				

 Address:
 0xF42C

 Type:
 R/W

 Reset:
 0x5B

**Description:** AGC2 configuration

[2:0] AGC2\_COEF: 000: open loop, AGC2I1/0 manual

001: slowest

...

111: fastest (unsigned)

#### AGC2REF

# **Demodulator general reference**

7	6	5	4	3	2	1	0		
	AGC2_REF								
			R	/W					

 Address:
 0xF42D

 Type:
 R/W

 Reset:
 0x38

**Description:** Demodulator general reference

[7:0] AGC2\_REF: reference module for the whole demodulator (applies much further than AGC2). Same units as the IQ coming from the ADC. (unsigned)

came and as the leg conting from the Abo. (ansigned)

AGC1ADJ AGC1 set point

7	6	5	4	3	2	1	0
RESERVED				AGC1_ADJUSTED	)		
R				R/W			

 Address:
 0xF42E

 Type:
 R/W

 Reset:
 0x58

**Description:** AGC1 set point

[6:0] AGC1\_ADJUSTED: Set point value applied to AGC1 loop. Normally constant. However, if this value moves then the machine is receiving 16 or 32 APSK in constant envelope mode.

(unsigned)

**\_\_\_\_\_** 

#### AGC2I1

#### AGC2 accumulator

7 6 5 4 3 2 1 0

AGC2\_INTEGRATOR[15:8]

R/W

Address: 0xF436 Type: R/W

Reset: Undefined

**Description:** AGC2 accumulator

[7:0] AGC2\_INTEGRATOR: 0x0000: minimum amplification

0xFFFF: maximum amplification (unsigned)

AGC2I0 AGC2 accumulator

7 6 5 4 3 2 1 0

AGC2\_INTEGRATOR[7:0]

R/W

Address: 0xF437

Type: R/W

Reset: Undefined

**Description:** AGC2 accumulator

[7:0] AGC2\_INTEGRATOR: 0x0000: minimum amplification

0xFFFF: maximum amplification (unsigned)

#### **CARCFG**

Confidential

# **Carrier 1 configuration**

7	6	5	4	3	2	1	0
		RESERVED			ROTAON	PH_DET	_ALGO
		R			R/W	R/	W

 Address:
 0xF438

 Type:
 R/W

 Reset:
 0xE4

**Description:** Carrier 1 configuration

[2] ROTAON: 1: carrier 1 derotator in action 0: carrier 1 loop open (unsigned)

[1:0] PH\_DET\_ALGO: algorithm used to calculate the phase error on the QPSK symbols:

00: costas 01: citroen 1 10: citroen 2 11: -- (unsigned)



# **ACLC**

# Alpha DVBS1/legacy DTV

7	6	5	4	3	2	1	0	
R	ESERVED	VED CAR_ALPHA_MANT			CAR_ALF	PHA_EXP		
R		R	/W	R/W				

 Address:
 0xF439

 Type:
 R/W

 Reset:
 0x1A

**Description:** This register is used primarily for DVBS1/legacy DTV.

[5:4] CAR\_ALPHA\_MANT: (unsigned)

[3:0] CAR\_ALPHA\_EXP: 0000: feedback loop is frozen in its last accumulated state

0001: slowest

1111: fastest (unsigned)

# **BCLC**

# Beta DVBS1/legacy DTV

7	6	5	4	3	2	1	0
RESE	RESERVED CAR_BETA_MA		TA_MANT		CAR_BE	TA_EXP	
F	R R/W			R	W		

 Address:
 0xF43A

 Type:
 R/W

 Reset:
 0x9

**Description:** This register is used primarily for DVBS1/legacy DTV.

[5:4] CAR\_BETA\_MANT: (unsigned)

[3:0] CAR\_BETA\_EXP: 0000: feedback loop is frozen in its last accumulated state

0001: slowest

1111: fastest (unsigned)



STV0903BAC Registers

#### **CARFREQ**

# Loop carrier 1 coefficients

7	6	5	4	3	2	1	0			
	KC_COA	RSE_EXP			BETA_FREQ					
	R	/W			W					

 Address:
 0xF43D

 Type:
 R/W

 Reset:
 0x68

**Description:** Loop carrier 1 coefficients

[7:4] KC\_COARSE\_EXP: exponent of coarse carrier loop coefficient: multcoef\_kccoarse = (4 +

kc\_coarse\_mant) \* 2^(1 + 2 \* kc\_coarse\_exp)

0000: stop coarse carrier.

0001: slowest

1111: fastest (unsigned)

[3:0] BETA\_FREQ: Frequency Detector, DVBS1 only

0000: stop coarse carrier corrections

0001: minimum coefficient

1111: maximum coefficient (unsigned)

#### **CARHDR**

#### PLHeader delta F coefficient in DVBS2

7	6	5	4	3	2	1	0	
K_FREQ_HDR								
R/W								

 Address:
 0xF43E

 Type:
 R/W

 Reset:
 0x20

**Description:** PLHeader delta F coefficient in DVBS2

[7:0] K\_FREQ\_HDR: carrier offset coefficient detected by the PLHeader in stable conditions

0x00: no more correction

0x40: coefficient 1.00 at start up and 1/32 in steady state conditions (unsigned)

#### **LDT**

# Positive edge of carrier lock detector

7	6	5	4	3	2	1	0				
	CARLOCK_THRES										
R/W											

 Address:
 0xF43F

 Type:
 R/W

 Reset:
 0x19

**Description:** Positive edge of carrier lock detector

[7:0] CARLOCK\_THRES: (signed)



8073291 Rev F

143/246

#### LDT2

# Negative edge of carrier lock detector

7 6 5 4 3 2 1 0

CARLOCK\_THRES2

R/W

 Address:
 0xF440

 Type:
 R/W

 Reset:
 0xE3

**Description:** Negative edge of carrier lock detector

[7:0] CARLOCK\_THRES2: (signed)

#### **CFRICFG**

# **CFRINIT** management configuration

7	6	5	4	3	2	1	0
			RESERVED				NEG_CFRSTEP
			R				R/W

 Address:
 0xF441

 Type:
 R/W

 Reset:
 0xF8

**Description:** 

Note: previous channel = channel captured during previous locking process.

[0] NEG\_CFRSTEP: 1: negative increment mode for CFRINIT (also valid for RF frequency increments).

0: positive increment mode for CFRINIT (also valid for RF frequency increments). (unsigned)

#### CFRUP1

# **Upper limit of carrier offset**

7	6	5	4	3	2	1	0	
CFR_UP[15:8]								
R/W								

Address: 0xF442

Type: R/W

Reset: Undefined

**Description:** Used internally if CARCFG/cfruplow\_test=1. Read-only if CARCFG/cfruplow\_auto=1

[7:0] CFR\_UP: (signed)

144/246 8073291 Rev F



STV0903BAC

# Information classified Confidential - Do not copy (See last page for obligations)

CFRUP0

# **Upper limit of carrier offset**

7 6 5 4 3 2 1 0

CFR\_UP[7:0]

R/W

Address: 0xF443 Type: R/W

Reset: Undefined

**Description:** Used internally if CARCFG/cfruplow\_test=1. Read-only if CARCFG/cfruplow\_auto=1

[7:0] CFR\_UP: (signed)

CFRLOW1

### Lower limit of carrier offset

7	6	5	4	3	2	1	0			
	CFR_LOW[15:8]									
	R/W									

Address: 0xF446

Type: R/W

Reset: Undefined

**Description:** Used internally if CARCFG/cfruplow\_test=1. Read-only if CARCFG/cfruplow\_auto=1

[7:0] CFR\_LOW: (signed)

**CFRLOW0** 

### Lower limit of carrier offset

7	6	5	4	3	2	1	0				
			CFR_L	OW[7:0]							
	R/W										

Address: 0xF447

Type: R/W

Reset: Undefined

**Description:** Used internally if CARCFG/cfruplow\_test=1. Read-only if CARCFG/cfruplow\_auto=1

[7:0] CFR\_LOW: (signed)



### **CFRINIT1**

### Carrier offset init value

CFR\_INIT[15:8] R/W

Address: 0xF448 Type: R/W

Reset: Undefined

**Description:** Carrier offset init value

[7:0] CFR\_INIT: (signed)

### **CFRINITO**

### Carrier offset init value

7	6	5	4	3	2	1	0			
	CFR_INIT[7:0]									
	R/W									

Address: 0xF449 Type: R/W

Reset: Undefined

**Description:** Carrier offset init value

[7:0] CFR\_INIT: (signed)

### CFRINC1

Reset:

146/246

### **Carrier offset increment**

Information classified Confidential - Do not copy (See last page for obligations)

/	6	5	4	3	2	1	0
MANUAL_CFRINC	RESERVED				0.44 1.05 1.35 1.35 1.35 1.35 1.35 1.35 1.35 1.3		
R/W	R			R	/W		

Address: 0xF44A R/W Type:

0x0 **Description:** Carrier offset increment

[7] MANUAL\_CFRINC: Method of calculating cfr\_inc (the step increment used in carrier searches):

0: automatic mode, see cfrinc\_mode[1:0] below.

1: manual mode. Value set in cfr\_inc[13:3]. (unsigned)

[5:0] CFR\_INC: Carrier search step size.

Increment in MHz = Mclk \* CFR\_INC / 2^13 (unsigned)

8073291 Rev F



### **CFRINC0**

### **Carrier offset increment**

7 6 5 4 3 2 1 0

CFR\_INC[7:3] RESERVED

R/W R

 Address:
 0xF44B

 Type:
 R/W

 Reset:
 0x31

**Description:** Carrier offset increment

[7:3] CFR\_INC: Carrier search step size.

Increment in MHz = Mclk \* CFR\_INC / 2^13 (unsigned)

### CFR<sub>2</sub>

## **Current carrier offset (unit: samples)**

7	6	5	4	3	2	1	0		
	CAR_FREQ[23:16]								
R/W									

Address: 0xF44C Type: R/W

Reset: Undefined

**Description:** carrier\_frequency in MHz = mclk \* carrier\_frequency / 2^24

[7:0] CAR\_FREQ: (signed)

### CFR1

# **Current carrier offset (unit: samples)**

7	6	5	4	3	2	1	0				
	CAR_FREQ[15:8]										
	R/W										

Address: 0xF44D Type: R/W

Reset: Undefined

**Description:** carrier\_frequency in MHz = mclk \* carrier\_frequency / 2^24

[7:0] CAR\_FREQ: (signed)



8073291 Rev F

147/246

### CFR<sub>0</sub>

# **Current carrier offset (unit: samples)**

7 6 5 4 3 2 1 0

CAR\_FREQ[7:0]

R/W

Address: 0xF44E

Type: R/W

Reset: Undefined

**Description:** carrier\_frequency in MHz = mclk \* carrier\_frequency / 2^24

[7:0] CAR\_FREQ: (signed)

### LDI

## **Carrier lock indicator accumulator**

7 6 5 4 3 2 1 0

LOCK\_DET\_INTEGR

R

Address: 0xF44F

Type: R

Reset: Undefined

**Description:** Especially useful in DVBS1/legacy DTV. not in DVBS2. The diagnostic on this digital

value is provided by DSTATUS/car\_lock.

[7:0] LOCK\_DET\_INTEGR: > LDT.carlock\_thres: carrier locked, DSSTATSUS.car\_lock=1.

< LDT2.carlock\_thres2: carrier unlocked, DSTATSUS.car\_lock=0.

car\_lock functions by hysteresis. (signed)

477

### **TMGCFG**

### **Timing loop configuration**

7	6	5	4	3	2	1	0
TMGLOCK_BETA		RESERVED	DO_TIMING_CORR		HESEHVED		MG_MINTHEC
R/W	1	R	R/W	ļ	R	R	/W

 Address:
 0xF450

 Type:
 R/W

 Reset:
 0xD3

**Description:** Timing loop configuration

[7:6] TMGLOCK\_BETA: Timing Lock Indicator loop speed

00: Minimum speed

01: 10:

11: Maximum speed

Acceleration +1 if DSTATUS3/gamma\_lowbaudrate=1 as long as the demodulator is not locked. (unsigned)

[4] DO\_TIMING\_CORR: DVBS2 only

1: use the symbol rate offset calculated on the 2nd PLHeader (unsigned)

[1:0] TMG\_MINFREQ: compensate for symbol minimum rate

tmg\_minfreq 00 01 10 11

SFRxx min: 1/32 1/128 1/512 1/2048 MCLK

at 135 MHz 4.2 1.06 0.264 0.066 MSymb/s (unsigned)

### **RTC**

# Timing loop DVBS1/legacy DTV

/	6	5	4	3	2	1	0
	TMGALP	HA_EXP			TMGBE	TA_EXP	
	R/	W			R/	W	

 Address:
 0xF451

 Type:
 R/W

 Reset:
 0x88

**Description:** This register is used primarily for DVBS1/legacy DTV.

[7:4] TMGALPHA\_EXP: 0000: alpha stopped

0001: slowest

1111: fastest (unsigned)

[3:0] TMGBETA\_EXP: 0000: beta stopped

0001: slowest

1111: fastest (unsigned)



8073291 Rev F

149/246

### RTCS2

### Timing loop specific to DVBS2

7	6	5	4	3	2	1	0	
	TMGALPH	HAS2_EXP		TMGBETAS2_EXP				
	R/	w			R/	W		

 Address:
 0xF452

 Type:
 R/W

 Reset:
 0x66

**Description:** This register is used by DVBS2. Same description as RTC.

[7:4] TMGALPHAS2\_EXP: (unsigned)[3:0] TMGBETAS2\_EXP: (unsigned)

### **TMGTHRISE**

# Postitive edge of timing lock detector

7	6	5	4	3	2	1	0				
	TMGLOCK_THRISE										
	R/W										

 Address:
 0xF453

 Type:
 R/W

 Reset:
 0x20

**Description:** Postitive edge of timing lock detector

[7:0] TMGLOCK\_THRISE: (unsigned)

### **TMGTHFALL**

# Negative edge of timing lock detector

7	6	5	4	3	2	1	0			
	TMGLOCK_THFALL									
	R/W									

 Address:
 0xF454

 Type:
 R/W

 Reset:
 0x0

**Description:** Negative edge of timing lock detector

[7:0] TMGLOCK\_THFALL: (unsigned)

150/246 8073291 Rev F



### **SFRUPRATIO**

### **Ratio to calculate SFRUP**

7 6 5 4 3 2 1 0

SFR\_UPRATIO

R/W

 Address:
 0xF455

 Type:
 R/W

 Reset:
 0x40

**Description:** Ratio to calculate SFRUP

[7:0] SFR\_UPRATIO: (unsigned)

### **SFRLOWRATIO**

### **Ratio to calculate SFRLOW**

7	6	5	4	3	2	1	0			
	SFR_LOWRATIO									
	R/W									

 Address:
 0xF456

 Type:
 R/W

 Reset:
 0xE0

**Description:** Ratio to calculate SFRLOW

[7:0] SFR\_LOWRATIO: (unsigned)

### **KREFTMG**

Confidentia

# Reference level for the symbol rate part of the coarse steps

7	6	5	4	3	2	1	0
			KREF_	_TMG			
			R/	W			

 Address:
 0xF458

 Type:
 R/W

 Reset:
 0x70

**Description:** Reference level for the symbol rate part of the coarse steps

[7:0] KREF\_TMG:  $kref_tmg_absolu = (KREF_TMG + 0x80) * agc2_ref / 2^7 (unsigned)$ 

4

8073291 Rev F

151/246

Registers STV0903BAC

### **SFRSTEP**

### Scan and centering increment steps

7 6 5 4 3 2 1 0

SFR\_SCANSTEP SFR\_CENTERSTEP

R/W R/W

 Address:
 0xF459

 Type:
 R/W

 Reset:
 0x58

**Description:** Scan and centering increment steps

[7:4] SFR\_SCANSTEP: scroll speed between SFRUP and SFRLOW during the symbol rate scan.

0000: stop 0001: slowest 1111: fastest

Subtract 1 in DVBS1/Legacy DTV if TMGCFG2.notmg\_dvbs1derat = 0. (unsigned)

[3:0] SFR\_CENTERSTEP: TMGREG2/1/0 content transfer speed towards SFR3/2/1 once locking is launched. This speed must be small enough not to disrupt the locking process.

0000: Stop 0001: slowest

1111: fastest (unsigned)

### **TMGCFG2**

Confidential

# Timing loop additional configuration

7	6	5	4	3	2	1	0
			RESERVED				SFRRATIO_FINE
			R				R/W

 Address:
 0xF45A

 Type:
 R/W

 Reset:
 0x0

**Description:** Timing loop additional configuration

[0] SFRRATIO\_FINE: fine mode on SFRUPRATIO and SFRLOWRATIO

1: fine mode (sensitivity multiplied by 64)

SFRUP = SFR(INIT) \* ( 1 + SFRUPRATIO/16384) SFRLOW = SFR(INIT) \* (63/64 + SFRLOWRATIO/16384)

0: normal mode (or coarse)

SFRUP = SFR(INIT) \* (1 + SFRUPRATIO/256)

SFRLOW = SFR(INIT) \* (0 + SFRLOWRATIO/256) (unsigned)

152/246 8073291 Rev F



### **KREFTMG2**

### Coarse symbol rate reference frequency

7 6 5 4 3 2 1 0

KREF\_TMG2

R

Address: 0xF45B

**Type:** R **Reset:** 0x70

**Description:** Coarse symbol rate reference frequency

[7:0] KREF\_TMG2: observation register of the current value of the coarse search symbol rate

reference

Useful whenUtile quand TMGCFG2/kreftmg2\_decmode[1:0]!=00. (unsigned)

### SFRINIT1

# Symbol rate init value

7	6	5	4	3	2	1	0
RESERVED				SFR_INIT[14:8]			
R				R/W			

 Address:
 0xF45E

 Type:
 R/W

 Reset:
 0x3

**Description:** Symbol rate init value

[6:0] SFR\_INIT: used at launch of certain AEPs. (unsigned)

### **SFRINITO**

# Symbol rate init value

7	6	5	4	3	2	1	0			
	SFR_INIT[7:0]									
	R/W									

 Address:
 0xF45F

 Type:
 R/W

 Reset:
 0x1

**Description:** Symbol rate init value

[7:0] SFR\_INIT: used at launch of certain AEPs. (unsigned)



### SFRUP1

Registers

## Symbol rate upper limit

7 6 5 4 3 2 1 0

AUTO\_GUP SYMB\_FREQ\_UP[14:8]

R/W

 Address:
 0xF460

 Type:
 R/W

 Reset:
 0x8X

**Description:** Symbol rate upper limit

[7] AUTO\_GUP: automatic calculation mode

1: automatic calculation based on SFRUPRATIO,

symb\_freq\_up below is read-only.

0: manual mode, symb\_freq\_up is read/write. (unsigned)

[6:0] SYMB\_FREQ\_UP: TMGCFG2.sfrratio\_fine = 0 (coarse mode) in automatic mode:

SFRUP = SFR \* (1 + SFRUPRATIO / 256)

TMGCFG2.sfrratio\_fine=1 (fine mode) in automatic mode: SFRUP = SFR \* ( 1 + SFRUPRATIO / 16384) (unsigned)

## SFRUP0

Confidentia

# Symbol rate upper limit

7 6 5 4 3 2 1 0

SYMB\_FREQ\_UP[7:0]

R/W

Address: 0xF461

Type: R/W

Reset: Undefined

**Description:** Symbol rate upper limit

[7:0] SYMB\_FREQ\_UP: TMGCFG2.sfrratio\_fine = 0 (coarse mode) in automatic mode:

SFRUP = SFR \* (1 + SFRUPRATIO / 256)

TMGCFG2.sfrratio\_fine=1 (fine mode) in automatic mode: SFRUP = SFR \* ( 1 + SFRUPRATIO / 16384) (unsigned)

577

### SFRLOW1

### Symbol rate lower limit

7	6	5	4	3	2	1	0
AUTO_GLOW				SYMB_FREQ_LOW[14:8]			
R/W				R/W			

 Address:
 0xF462

 Type:
 R/W

 Reset:
 0x8X

**Description:** Symbol rate lower limit

[7] AUTO\_GLOW: automatic calculation mode

1: automatic calculation based on SFRLOWRATIO,

symb\_freq\_low below is read-only.

0: manual mode, symb\_freq\_low is read/write. (unsigned)

[6:0] SYMB\_FREQ\_LOW: TMGCFG2.sfrratio\_fine = 0 (coarse mode) in automatic mode:

SFRLOW = SFR \* (0 + SFRLOWRATIO / 256)

TMGCFG2.sfrratio\_fine = 1 (fine mode) in automatic mode:

SFRLOW = SFR \* (63 / 64 + SFRLOWRATIO / 16384) (unsigned)

### SFRLOW0

## Symbol rate lower limit

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0				
	SYMB_FREQ_LOW[7:0]										
			R	/W							

Address: 0xF463 Type: R/W

Reset: Undefined

**Description:** Symbol rate lower limit

[7:0] SYMB\_FREQ\_LOW: TMGCFG2.sfrratio\_fine = 0 (coarse mode) in automatic mode:

SFRLOW = SFR \* (0 + SFRLOWRATIO / 256)

TMGCFG2.sfrratio\_fine = 1 (fine mode) in automatic mode:

SFRLOW = SFR \* (63 / 64 + SFRLOWRATIO / 16384) (unsigned)



8073291 Rev F

155/246

### SFR<sub>3</sub>

# **Current symbol rate**

7 6 5 4 3 2 1 0

SYMB\_FREQ[31:24]

R/W

 Address:
 0xF464

 Type:
 R/W

 Reset:
 0x3

**Description:** Current symbol rate

[7:0] SYMB\_FREQ: Bits 7:0 are read-only. (unsigned)

### SFR2

# **Current symbol rate**

7	6	5	4	3	2	1	0
			SYMB_FR	EQ[23:16]			
			R/	w.			

 Address:
 0xF465

 Type:
 R/W

 Reset:
 0x1

**Description:** Current symbol rate

[7:0] SYMB\_FREQ: Bits 7:0 are read-only. (unsigned)

### SFR1

# **Current symbol rate**

7	6	5	4	3	2	1	0
			SYMB_F	REQ[15:8]			
			R	/W			

 Address:
 0xF466

 Type:
 R/W

 Reset:
 0x0

**Description:** Current symbol rate

[7:0] SYMB\_FREQ: Bits 7:0 are read-only. (unsigned)

### SFR<sub>0</sub>

# **Current symbol rate**

7 6 5 4 3 2 1 0

SYMB\_FREQ[7:0]

R/W

 Address:
 0xF467

 Type:
 R

 Reset:
 0x0

**Description:** Current symbol rate

[7:0] SYMB\_FREQ: Bits 7:0 are read-only. (unsigned)

### **TMGREG2**

# Timing recovery accumulator

7	6	5	4	3	2	1	0		
TMGREG[23:16]									
			R	/W					

 Address:
 0xF468

 Type:
 R/W

 Reset:
 0x0

**Description:** Timing recovery accumulator

[7:0] TMGREG: (unsigned)

### **TMGREG1**

# Timing recovery accumulator

7	6	5	4	3	2	1	0			
			TMGRE	EG[15:8]						
	R/W									

 Address:
 0xF469

 Type:
 R/W

 Reset:
 0x0

**Description:** Timing recovery accumulator

[7:0] TMGREG: (unsigned)



### **TMGREGO**

### Timing recovery accumulator

7 6 5 4 3 2 1 0 TMGREG[7:0] R/W

 Address:
 0xF46A

 Type:
 R/W

 Reset:
 0x0

**Description:** Timing recovery accumulator

[7:0] TMGREG: (unsigned)

### TMGLOCK1

### Timing lock indicator accumulator

7 6 5 4 3 2 1 0

TMGLOCK\_LEVEL[15:8]

R

Address: 0xF46B

Type: R

Reset: Undefined

**Description:** The diagnostic on this digital value is provided by the DSTATUS/tmglock\_quality field.

It uses the TMGTHRISE/tmglock\_thrise and TMGTHFALL/tmglock\_thfall limits.

tmglock\_quality[0] simply indicates that tmglock\_level > tmglock\_thfall

tmglock\_quality[1] functions by hysteresis on tmglock\_level with tmglock\_thrise and

tmglock\_thfall.

[7:0] TMGLOCK\_LEVEL: (signed)

### **TMGLOCK0**

### Timing lock indicator accumulator

7	6	5	4	3	2	1	0	
TMGLOCK_LEVEL[7:0]								
			F	R				

Address: 0xF46C Type: R

Reset: Undefined

**Description:** Timing lock indicator accumulator

[7:0] TMGLOCK\_LEVEL: (signed)

158/246 8073291 Rev F



### **TMGOBS**

### Observation of the timing loop

7	6	5	4	3	2	1	0
ROLLOFF_STATUS RESERVED							
1	R			R	R		

Address: 0xF46D Type: R

Reset: Undefined

**Description:** Observation of the timing loop

[7:6] ROLLOFF\_STATUS: Roll-off in progress (list DVBS2)

00: 35% 01: 25% 10: 20%

(11: 15%) (unsigned)

### **EQUALCFG**

# **DFE** equalizer configuration

7	6	5	4	3	2	1	0
RESERVED	EQUAL_ON		RESERVED			MU_EQUALDFE	
R	R/W		R			R/W	

Address: 0xF46F

**Type:** R/W **Reset:** 0x41

**Description:** DFE equalizer configuration

[6] EQUAL\_ON: 1: activate the equalizer

0: stop and reset the equalizer. Disconnection of data flow and coefficient reset. (unsigned)

[2:0] MU\_EQUALDFE: DFE eEqualiser loop speed.

111: Fastest 100: median value

001: Very slow (good for tracking)

000: Coefficients frozen (but equaliser still active). (unsigned)



### **EQUAIV**

### **DFE Equalizer observation**

7 6 5 4 3 2 1 0

EQUA\_ACCIY

R/W

**Address:** 0xF470 + (y-1) \* 0x2 (y=1 to 8)

Type: R/W

Reset: Undefined

**Description:** Observation of equaliser behavior:

EQUAI1+EQUAQ1: echo level between 0 and 1 symbols delay.

..

EQUAI8+EQUAQ8: echo level between 7 and 8 symbols delay.

[7:0] EQUA\_ACCly: (signed)

# **EQUAQy**

# **Equalizer observation**

7 6 5 4 3 2 1 0

EQUA\_ACCQy

R/W

**Address:** 0xF471+ (y-1) \* 0x2 (y=1 to 8)

Type: R/W

Reset: Undefined

**Description:** Equalizer observation

[7:0] EQUA\_ACCQy: (signed)

### **NNOSDATAT1**

### Linear noise normalized on the data

7 6 5 4 3 2 1 0

NOSDATAT\_NORMED[15:8]

R/W

Address: 0xF480 Type: R/W

Reset: Undefined

**Description:** Noise level (in modulus) normalized on the data.

[7:0] NOSDATAT\_NORMED: nosdatat\_normed =  $2^6$  \* nosdatat\_unnormed / agc2\_ref

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosdatat\_normed = 0x4000 -> noise as strong as the signal

 $nosdatat\_normed = 0x0400 \rightarrow noise 16 times weaker than the signal$ 

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

160/246 8073291 Rev F



### **NNOSDATATO**

### Linear noise normalized on the data

7 6 5 4 3 2 1 0

NOSDATAT\_NORMED[7:0]

R/W

Address: 0xF481

Type: R/W

Reset: Undefined

**Description:** Noise level (in modulus) normalized on the data.

[7:0] NOSDATAT\_NORMED: nosdatat\_normed = 2^6 \* nosdatat\_unnormed / agc2\_ref

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosdatat\_normed = 0x4000 -> noise as strong as the signal

nosdatat\_normed = 0x0400 -> noise 16 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### NNOSDATA1

### Quadratic noise normalized on the data

7 6 5 4 3 2 1 0

NOSDATA\_NORMED[15:8]

R/W

Address: 0xF482 Type: R/W

Reset: Undefined

**Description:** Noise level (in squared modulus) normalized on the data.

[7:0] NOSDATA\_NORMED: nosdata\_normed = 2^12 \* nosdata\_unnormed / agc2\_ref^2

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosdata\_normed = 0x4000 -> noise as strong as the signal

nosdata\_normed = 0x0400 -> noise 4 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)



### **NNOSDATA0**

### Quadratic noise normalized on the data

NOSDATA\_NORMED[7:0] R/W

Address: 0xF483 R/W Type:

Reset: Undefined

**Description:** Noise level (in squared modulus) normalized on the data.

[7:0] NOSDATA\_NORMED: nosdata\_normed = 2^12 \* nosdata\_unnormed / agc2\_ref^2

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosdata\_normed = 0x4000 -> noise as strong as the signal nosdata\_normed = 0x0400 -> noise 4 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### NNOSPLHT1

### Linear noise normalized on the structures

7	6	5	4	3	2	1	0
			NOSPLHT_N	IORMED[15:8]			
			R/	/W			

Address: 0xF484 R/W Type:

Reset: Undefined **Description:** DVBS2 only.

Noise level (in modulus) normalized on PLHeader, pilots (if present) and DummyPL (if

present).

[7:0] NOSPLHT\_NORMED: nosplht\_normed = 2^6 \* nosplht\_unnormed / agc2\_ref

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosplht\_normed = 0x4000 -> noise as strong as the signal

nosplht\_normed = 0x0400 -> noise 16 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a write, unsigned)



### NNOSPLHT0

### Linear noise normalized on the structures

NOSPLHT\_NORMED[7:0] R/W

Address: 0xF485 R/W Type:

Reset: Undefined **Description:** DVBS2 only.

Noise level (in modulus) normalized on PLHeader, pilots (if present) and DummyPL (if

present).

[7:0] NOSPLHT\_NORMED: nosplht\_normed = 2^6 \* nosplht\_unnormed / agc2\_ref

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosplht\_normed = 0x4000 -> noise as strong as the signal

nosplht\_normed = 0x0400 -> noise 16 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### NNOSPLH1

Confidentia

### Quadratic noise normalized on the structures

NOSPLH\_NORMED[15:8] R/W

Address: 0xF486 Type: R/W

Undefined Reset: **Description:** DVBS2 only.

Noise level (in squared modulus) normalized on PLHeader, pilots (if present) and

DummyPL (if present).

[7:0] NOSPLH\_NORMED: nosplh\_normed = 2^12 \* nosplh\_unnormed / agc2\_ref^2

Decimal point between bit 13 and bit 14 for agc2 ref see AGC2REF register

nosplh\_normed = 0x4000 -> noise as strong as the signal

nosplh\_normed = 0x0400 -> noise 4 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)



8073291 Rev F

163/246

### NNOSPLH0

### Quadratic noise normalized on the structures

7 6 5 4 3 2 1 0

NOSPLH\_NORMED[7:0]

R/W

Address: 0xF487

Type: R/W

Reset: Undefined

Description: DVBS2 only.

Noise level (in squared modulus) normalized on PLHeader, pilots (if present) and

DummyPL (if present).

[7:0] NOSPLH\_NORMED: nosplh\_normed = 2^12 \* nosplh\_unnormed / agc2\_ref^2

Decimal point between bit 13 and bit 14 for agc2\_ref see AGC2REF register

nosplh\_normed =  $0x4000 \rightarrow$  noise as strong as the signal nosplh\_normed =  $0x0400 \rightarrow$  noise 4 times weaker than the signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### **NOSDATAT1**

Confidentia

### Absolute linear noise on the data

7 6 5 4 3 2 1 0

NOSDATAT\_UNNORMED[15:8]

R/W

Address: 0xF488

Type: R/W

Reset: Undefined

**Description:** Absolute (non-normalized) noise level (in modulus) on the data.

This register contains the value that is historically compatible with the previous

generations of satellite decoders.

[7:0] NOSDATAT\_UNNORMED: Decimal point between bit 7 and bit 8

nosdatat\_unnormed = 0x0200 -> loss of LSB of signal due to noise nosdatat unnormed = 0x0400 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

57

### **NOSDATATO**

### Absolute linear noise on the data

7 6 5 4 3 2 1 0

NOSDATAT\_UNNORMED[7:0]

R/W

Address: 0xF489

Type: R/W

Reset: Undefined

**Description:** Absolute (non-normalized) noise level (in modulus) on the data.

This register contains the value that is historically compatible with the previous

generations of satellite decoders.

[7:0] NOSDATAT\_UNNORMED: Decimal point between bit 7 and bit 8 nosdatat\_unnormed = 0x0200 -> loss of LSB of signal due to noise nosdatat\_unnormed = 0x0400 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### **NOSDATA1**

# Absolute quadratic noise on the data

7	6	5	4	3	2	1	0
			NOSDATA_UNI	NORMED[15:8]			
			R/	W			

Address: 0xF48A Type: R/W

Reset: Undefined

**Description:** Absolute (non-normalized) noise level (in squared modulus) on the data.

[7:0] NOSDATA\_UNNORMED: Decimal point between bit 1 and bit 2 nosdata\_unnormed = 0x0010 -> loss of LSB of signal due to noise nosdata\_unnormed = 0x0040 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)



### **NOSDATA0**

### Absolute quadratic noise on the data

7 6 5 4 3 2 1 0

NOSDATA\_UNNORMED[7:0]

R/W

Address: 0xF48B Type: R/W

Reset: Undefined

**Description:** Absolute (non-normalized) noise level (in squared modulus) on the data.

[7:0] NOSDATA\_UNNORMED: Decimal point between bit 1 and bit 2 nosdata\_unnormed = 0x0010 -> loss of LSB of signal due to noise nosdata\_unnormed = 0x0040 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### NOSPLHT1

### Absolute linear noise on the structures

7 6 5 4 3 2 1 0

NOSPLHT\_UNNORMED[15:8]

R/W

Address: 0xF48C Type: R/W

Reset: Undefined

Description: DVBS2 only.

Absolute (non-normalized) noise level (in modulus) on PLHeader, pilots (if present)

and DummyPL (if present).

[7:0] NOSPLHT\_UNNORMED: Decimal point between bit 7 and bit 8 nosplht\_unnormed = 0x0200 -> loss of LSB of signal due to noise nosplht\_unnormed = 0x0400 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

577

### **NOSPLHT0**

### Absolute linear noise on the structures

7 6 5 4 3 2 1 0

NOSPLHT\_UNNORMED[7:0]

R/W

Address: 0xF48D Type: R/W

Reset: Undefined

Description: DVBS2 only.

Absolute (non-normalized) noise level (in modulus) on PLHeader, pilots (if present)

and DummyPL (if present).

[7:0] NOSPLHT\_UNNORMED: Decimal point between bit 7 and bit 8 nosplht\_unnormed = 0x0200 -> loss of LSB of signal due to noise nosplht\_unnormed = 0x0400 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### **NOSPLH1**

# Absolute quadratic noise on the structures

7 6 5 4 3 2 1 0

NOSPLH\_UNNORMED[15:8]

R/W

Address: 0xF48E Type: R/W

Reset: Undefined

Description: DVBS2 only.

Absolute (non-normalized) noise level (in squared modulus) on PLHeader, pilots (if

present) and DummyPL (if present).

[7:0] NOSPLH\_UNNORMED: Decimal point between bit 1 and bit 2 nosplh\_unnormed = 0x0010 -> loss of LSB of signal due to noise nosplh\_unnormed = 0x0040 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)



8073291 Rev F

167/246

Registers STV0903BAC

### NOSPLH0

## Absolute quadratic noise on the structures

NOSPLH\_UNNORMED[7:0] R/W

Address: 0xF48F R/W Type:

Reset: Undefined **Description:** DVBS2 only.

Absolute (non-normalized) noise level (in squared modulus) on PLHeader, pilots (if

present) and DummyPL (if present).

[7:0] NOSPLH\_UNNORMED: Decimal point between bit 1 and bit 2 nosplh unnormed = 0x0010 -> loss of LSB of signal due to noise nosplh\_unnormed = 0x0040 -> loss of the two LSBs of signal

reading MSB loads a new value into the register pair and freezes the LSB (read put to 0 on a

write, unsigned)

### **CAR2CFG**

# **Carrier loop 2 configuration**

7	6	5	4	3	2	1	0
RESERVED	CARRIER3_DISABLE		RESERVED		ROTAZON	PH_DET_ALGO2	
R	R/W		R		R/W	R/W	

Address: 0xF490

R/W Type: Reset: 0x6

**Description:** Carrier loop 2 configuration

[6] CARRIER3\_DISABLE: Bypass carrier 3 loop (unsigned)

[2] ROTA2ON: 1: carrier 2 derotator in action

0: carrier 2 loop open (unsigned)

[1:0] PH\_DET\_ALGO2: algorithm used to calculate the phase error on the QPSK symbols:

00: Algo 0: For CNR>7dB (Legacy compatibility) 01: Algo 1: For CNR<7dB (Legacy compatibility)

10: Algo 2: 900 native algorithm; recommended.

11: -- (unsigned)

8073291 Rev F 168/246



### CFR2CFR1

### **Carrier offset transfer control**

7	6	5	4	3	2	1	0
CFR2TOCFR1_DVBS1		EN_S2CAR2CENTER	DIS_BCHERRCFR2	RESERVED		CFR2TOCFR1_BETA	
R/W		R/W	R/W	R		R/W	

Address: 0xF491

Type: R/W

Reset: 0x65

**Description:** Carrier offset transfer control between registers CFR2 to CFR1.

[7:6] CFR2TOCFR1\_DVBS1: These bits control how the value in CFR2 is transferred by small increments to CFR1 in DVBS1/Legacy DTV mode:

00: stop Carrier loop 2 in DVBS1/Legacy DTV mode.

01: accelerated carrier loop 2 operation during start-up to improve locktime

(DSTATUS/car\_lock=1). As soon as DSTATUS/car\_lock=1, the value in carrier 2 is transfered to carrier 1 in increments of 2^-16 symbols until CFR2 is within +-1/1024 of a symbol. After which this loop is stopped (for ever).

10: Continuous transfer of CFR2->CFR1.

11:Continuous transfer of CFR2->CFR1 as soon as ICFR2I exceeds 1/1024th of a symbol. (unsigned)

- [5] EN\_S2CAR2CENTER: Re-centering of CFR2 by small increments to CFR1 in DVBS2 mode when cfr2tocfr1\_beta=000
  - 1: transfer of CFR2 into CFR1 once DSTATUS/car\_lock=1 by steps of  $2^-16$  symbols until CFR2 is within 1/1024th of a symbol. (unsigned)
- [4] DIS\_BCHERRCFR2: Do wait for BCH/RS check before transferring CFR2 to CFR1 (not recommended, do not forget to reduce cfr2tocfr1\_beta). (unsigned)
- [2:0] CFR2TOCFR1\_BETA: multiplying coefficient on the carrier 2 offset controlling the speed of transfer to CFR1. Available in DVBS2(Pilots On ou Off). Automatically disconnected in DVBS1 and Legacy DTV modes:

000: transfer stopped.

001: 1/64 010: 1/32 011: 1/16 100: 1/8

101: 1/4 <---default.

110: 1/2

111: 1/1 (unsigned)



### CFR22

### **Current carrier offset 2 (unit: symbols)**

7 6 5 4 3 2 1 0

CAR2\_FREQ[23:16]

R/W

Address: 0xF493 Type: R/W

Reset: Undefined

**Description:** Normally centered on 0.

[7:0] CAR2\_FREQ: carrier2\_frequency in MHz = MasterClock \* carrier2\_frequency / 2^24 (signed)

### CFR21

# **Current carrier offset 2 (unit: symbols)**

7	6	5	4	3	2	1	0
CAR2_FREQ[15:8]							
R/W							

Address: 0xF494

Type: R/W

Reset: Undefined

**Description:** Current carrier offset 2 (unit: symbols)

[7:0] CAR2\_FREQ: carrier2\_frequency in MHz = MasterClock \* carrier2\_frequency / 2^24 (signed)

### CFR20

### **Current carrier offset 2 (unit: symbols)**

7	6	5	4	3	2	1	0
			CAR2_F	REQ[7:0]			
			R	/W			

Address: 0xF495 Type: R/W

Reset: Undefined

**Description:** Current carrier offset 2 (unit: symbols)

[7:0] CAR2\_FREQ: carrier2\_frequency in MHz = MasterClock \* carrier2\_frequency / 2^24 (signed)

**577** 

Confidential

STV0903BAC Registers

### ACLC2S2Q

# Alpha specific DVBS2 data QPSK and structure symbols (PLHeader, pilots, DummyPL data)

7	6	5 4	3 2	1	0
ENAB_SPSKSYMB	RESERVED	CAR2S2_Q_ALPH_M		CAR2S2_Q_ALPH_E	
R/W	R	R/W		R/W	

Address: 0xF497

Type: R/W Reset: 0x6A

**Description:** This register is used by DVBS2.

[7] ENAB\_SPSKSYMB: Stop carrier loop 2 alpha and beta updates during DVB-S2 header, pilot and dummyPL symbols.

1: The structure symbols are never used in the calculation of alpha and beta.

0: The structure symbols contribute to alpha and beta. (unsigned)

[5:4] CAR2S2\_Q\_ALPH\_M: (unsigned)

[3:0] CAR2S2\_Q\_ALPH\_E: (unsigned)

### ACLC2S28

# Alpha specific DVBS2 data 8PSK

7	6	5	4	3	2	1	0
OLDI3Q_MODE	RESERVED	CAR2S2_8_ALPH_M			CARSS & AI PH F	]	
R/W	R	R/W			R/	W	

Address: 0xF498

**Type:** R/W **Reset:** 0x58

**Description:** This register is used by DVBS2.

[7] OLDI3Q\_MODE: Use the phase detector as implemented in cut 2.0 and prior versions (unsigned)

[5:4] CAR2S2\_8\_ALPH\_M: (unsigned)

[3:0] CAR2S2\_8\_ALPH\_E: (unsigned)



### BCLC2S2Q

# Beta specific DVBS2 data QPSK and structure symbols (PLHeader, pilots, DummyPL data)

7	6	5	4	3	2	1	0
RESE	RVED	CAR2S2_C	Q_BETA_M		CAR2S2_C	Q_BETA_E	
F	3	R/	w		R/	W	

 Address:
 0xF49C

 Type:
 R/W

 Reset:
 0xA5

**Description:** This register is used by DVBS2. Same description as BCLC2.

[5:4] CAR2S2\_Q\_BETA\_M: (unsigned)[3:0] CAR2S2\_Q\_BETA\_E: (unsigned)

# BCLC2S28

# Beta specific DVBS2 data 8PSK

7	6	5	4	3	2	1	0
RESE	RVED	CAR2S2_8	_BETA_M		CAR2S2_	B_BETA_E	
	3	R/\	W		R/	W	

 Address:
 0xF49D

 Type:
 R/W

 Reset:
 0xA5

**Description:** This register is used by DVBS2. Same description as BCLC2.

[5:4] CAR2S2\_8\_BETA\_M: (unsigned) [3:0] CAR2S2\_8\_BETA\_E: (unsigned)

### PLROOT2

# **Gold code description**

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0	
	RESERVED							
		R	R/W					

 Address:
 0xF4AC

 Type:
 R/W

 Reset:
 0x0

**Description:** Gold code description

[1:0] PLSCRAMB\_ROOT: DVBS2 Gold Code or root of PRBS X. (unsigned)

### PLROOT1

# **Gold code description**

7 6 5 4 3 2 1 0

PLSCRAMB\_ROOT[15:8]

R/W

 Address:
 0xF4AD

 Type:
 R/W

 Reset:
 0x0

**Description:** Gold code description

[7:0] PLSCRAMB\_ROOT: DVBS2 Gold Code or root of PRBS X. (unsigned)

### PLROOT0

### **Gold code description**

7 6 5 4 3 2 1 0

PLSCRAMB\_ROOT[7:0]

R/W

 Address:
 0xF4AE

 Type:
 R/W

 Reset:
 0x1

**Description:** Gold code description

[7:0] PLSCRAMB\_ROOT: DVBS2 Gold Code or root of PRBS X. (unsigned)

### **MODCODLSTO**

# **List of prohibited MODCOD**

7 6 5 4 3 2 1 0

 Address:
 0xF4B0

 Type:
 R/W

 Reset:
 0xFF

**Description:** List of prohibited MODCOD



### **MODCODLST1**

### **List of prohibited MODCOD**

7	6	5	4	3	2	1	0		
	DIS_MO	DCOD29		DIS_32PSK_9_10					
	R/W					W			

 Address:
 0xF4B1

 Type:
 R/W

 Reset:
 0xFC

**Description:** List of prohibited MODCOD

[7:4] DIS\_MODCOD29: disable MODCOD 29

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_32PSK\_9\_10: disable 32APSK 9/10

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLST2**

Confidentia

# List of prohibited MODCOD

7	6	5	4	3	2	1	0
	DIS_32P	SK_8_9			DIS_32F	PSK_5_6	
	R/	W			R	/W	

 Address:
 0xF4B2

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_32PSK\_8\_9: disable 32APSK 8/9

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_32PSK\_5\_6: disable 32APSK 5/6

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

**577** 

STV0903BAC

# Information classified Confidential - Do not copy (See last page for obligations)

### **MODCODLST3**

### **List of prohibited MODCOD**

7	6	5	4	3	2	1	0		
	DIS_32F	PSK_4_5		DIS_32PSK_3_4					
	R	W			R/	W			

 Address:
 0xF4B3

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_32PSK\_4\_5: disable 32APSK 4/5

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_32PSK\_3\_4: disable 32APSK 3/4

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLST4**

Confidentia

## **List of prohibited MODCOD**

7	6	5	4	3	2	1	0
	DIS_16P	SK_9_10			DIS_16F	PSK_8_9	
	R	W			R	W	

 Address:
 0xF4B4

 Type:
 R/W

 Reset:
 0xC0

**Description:** List of prohibited MODCOD

[7:4] DIS\_16PSK\_9\_10: disable 16APSK 9/10

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_16PSK\_8\_9: disable 16APSK 8/9

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)



8073291 Rev F

175/246

Registers STV0903BAC

### **MODCODLST5**

### **List of prohibited MODCOD**

7 6 5 4 3 2 1 0

DIS\_16PSK\_5\_6 DIS\_16PSK\_4\_5

RW RW

 Address:
 0xF4B5

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_16PSK\_5\_6: disable 16APSK 5/6

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_16PSK\_4\_5: disable 16APSK 4/5

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLST6**

Confidentia

# **List of prohibited MODCOD**

7	6	5	4	3	2	1	0
	DIS_16P	SK_3_4			DIS_16F	PSK_2_3	
	R/	w			R/	W	

 Address:
 0xF4B6

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_16PSK\_3\_4: disable 16APSK 3/4

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_16PSK\_2\_3: disable 16APSK 2/1

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)



### **MODCODLST7**

### **List of prohibited MODCOD**

	7	6	5	4	3	2	1	0		
		DIS_8	P_9_10			DIS_8	P_8_9			
ĺ		R	/W		R/W					

 Address:
 0xF4B7

 Type:
 R/W

 Reset:
 0xC0

**Description:** List of prohibited MODCOD

[7:4] DIS\_8P\_9\_10: disable 8PSK 9/10 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_8P\_8\_9: disable 8PSK 8/9 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLST8**

Confidential

# **List of prohibited MODCOD**

7	6	5	4	3	2	1	0
	DIS_8	BP_5_6			DIS_8	P_3_4	
	R	/W			R	W	

 Address:
 0xF4B8

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_8P\_5\_6: disable 8PSK 5/6 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_8P\_3\_4: disable 8PSK 3/4 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)



### **MODCODLST9**

### **List of prohibited MODCOD**

7 6 5 4 3 2 1 0

DIS\_8P\_2\_3 DIS\_8P\_3\_5

R/W R/W

 Address:
 0xF4B9

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_8P\_2\_3: disable 8PSK 2/3 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_8P\_3\_5: disable 8PSK 3/5 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLSTA**

Confidentia

# **List of prohibited MODCOD**

7	6	5	4	3	2	1	0
	DIS_Q	P_9_10			DIS_C	P_8_9	
	R	W			R	W	

Address: 0xF4BA

 Type:
 R/W

 Reset:
 0xC0

**Description:** List of prohibited MODCOD

[7:4] DIS\_QP\_9\_10: disable QPSK 9/10 bit 3: disable short with pilots

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_QP\_8\_9: disable QPSK 8/9

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

**577** 

### **MODCODLSTB**

### **List of prohibited MODCOD**

7	6	5	4	3	2	1	0		
	DIS_C	QP_5_6		DIS_QP_4_5					
	R	i/W		R/W					

 Address:
 0xF4BB

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_QP\_5\_6: disable QPSK 5/6 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_QP\_4\_5: disable QPSK 4/5 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLSTC**

Confidential

# **List of prohibited MODCOD**

7	6	5	4	3	2	1	0
	DIS_C	P_3_4			DIS_C	P_2_3	
	R	/W			R	W	

 Address:
 0xF4BC

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_QP\_3\_4: disable QPSK 3/4 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_QP\_2\_3: disable QPSK 2/3 bit 3: disable short with pilots bit 2: disable short without pilots

bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)



Registers STV0903BAC

### **MODCODLSTD**

### **List of prohibited MODCOD**

7	6	5	4	3	2	1	0	
	DIS_Q	P_3_5		DIS_QP_1_2				
	R/	W		R/W				

 Address:
 0xF4BD

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_QP\_3\_5: disable QPSK 3/5 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_QP\_1\_2: disable QPSK 1/2 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **MODCODLSTE**

Confidential

# **List of prohibited MODCOD**

7	6	5	4	3	2	1	0
	DIS_C	P_2_5			DIS_C	P_1_3	
	R	W			R	W	

 Address:
 0xF4BE

 Type:
 R/W

 Reset:
 0x0

**Description:** List of prohibited MODCOD

[7:4] DIS\_QP\_2\_5: disable QPSK 2/5 bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

[3:0] DIS\_QP\_1\_3: disable QPSK 1/3 bit 3: disable short with pilots bit 2: disable short without pilots

bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)



STV0903BAC Registers

### **MODCODLSTF**

### **List of prohibited MODCOD**

7	6	5	4	3	2	1	0	
	DIS_C	QP_1_4		RESERVED				
R/W					F	ł		

 Address:
 0xF4BF

 Type:
 R/W

 Reset:
 0xF

**Description:** List of prohibited MODCOD

[7:4] DIS\_QP\_1\_4: disable QPSK 1/4 frame (inactive):

bit 3: disable short with pilots bit 2: disable short without pilots bit 1: disable long with pilots

bit 0: disable long without pilots (unsigned)

### **GAUSSR0**

## Gaussien phase detector radius, R0

7	6	5	4	3	2	1	0
EN_CCIMODE				R0_GAUSSIEN			
R/W				R/W			

Address: 0xF4C0

**Type:** R/W **Reset:** 0x98

**Description:** Gaussien phase detector radius, R0

[7] EN\_CCIMODE: 1: switch on this machine (unsigned)

[6:0] R0\_GAUSSIEN: Reference radius in Gaussian mode. (unsigned)

### CCIR0

# CCI phase detector radius, R0

1	O	5	4	3	2	ı	U
CCIDETECT_PLHONLY				Ro_cci			
R/W				R/W			

 Address:
 0xF4C1

 Type:
 R/W

 Reset:
 0x30



8073291 Rev F

181/246

**Description:** CCI phase detector radius, R0

[7] CCIDETECT\_PLHONLY: 1: allow switching to CCI/Gaussien mode (unsigned)

[6:0] R0\_CCI: reference radius in CCI mode. (unsigned)

### **CCIQUANT**

## **CCI** detector quantifier

7	6	5	4	3	2	1	0		
	CCI_BETA			CCI_QUANT					
R/W					R/W				

 Address:
 0xF4C2

 Type:
 R/W

 Reset:
 0xAC

**Description:** CCI detector quantifier

[7:5] CCI\_BETA: CCI detector beta:

000: stop

001: minimum speed

111: maximum speed (unsigned)

[4:0] CCI\_QUANT: Quantitive estimation on CCI (unsigned)

### **CCITHRES**

### CCI threshold detector level

7	6	5	4	3	2	1	0		
	CCI_THRESHOLD								
		_	R	/W			•		

 Address:
 0xF4C3

 Type:
 R/W

 Reset:
 0x32

**Description:** CCI threshold detector level

[7:0] CCI\_THRESHOLD: To be compared with the value in cci\_value. (unsigned)

### CCIACC

### **CCI** detector accumulator

7	6	5	4	3	2	1	0
			CCI_/	VALUE			
				R			

Address: 0xF4C4

Type: R

Reset: Undefined

**Description:** CCI detector accumulator

[7:0] CCI\_VALUE: Quantitive estimation of CCI in the signal.

A write to this register causes the CCI state-machine to be reset. (unsigned)

182/246 8073291 Rev F



STV0903BAC

# Information classified Confidential - Do not copy (See last page for obligations)

### **DMDRESCFG**

### FIFO results configuration

7	6	5	4	3	2	1	0
DMDRES_RESET		RESERVED		DMDRES_STRALL	DMDRES_NEWONLY	DMDRES_NOSTORE	RESERVED
R/W		R		R/W	R/W	R/W	R

 Address:
 0xF4C6

 Type:
 R/W

 Reset:
 0x29

**Description:** FIFO results configuration

[7] DMDRES\_RESET: 1: reset FIFO results (unsigned)

[3] DMDRES\_STRALL: 1: do not store the undecodables (unsigned)

[2] DMDRES\_NEWONLY: 1: only store the new channels (unsigned)

[1] DMDRES\_NOSTORE: 1: only store the tuner information and forget the channel information (both decodables and undecodables). (unsigned)

## **DMDRESADR**

Confidentia

## FIFO results status

7	6	5	4	3	2	1	0
RESERVED	DMDRES_VALIDCFR	DMDBES MEMELLI			AMDRES BESNER		
R	R	F	₹		F	}	

Address: 0xF4C7

Type: R

Reset: Undefined

**Description:** FIFO results status

[6] DMDRES\_VALIDCFR: 1: channel valid 0: channel undecodable (unsigned)

[5:4] DMDRES\_MEMFULL: FIFO results load:

00: empty

01: results waiting

10: more than 8 results waiting

11: full, urgently needs to be emptied (unsigned)

[3:0] DMDRES\_RESNBR: number of results waiting. (unsigned)

577

8073291 Rev F

183/246

DMDRESDATAy FIFO results

7	6	5	4	3	2	1	0		
	DMDRES_DATA[63:56]								
			DMDRES_	_DATA[55:48]					
	DMDRES_DATA[47:40]								
DMDRES_DATA[39:32]									
			DMDRES_	_DATA[31:24]					
			DMDRES_	_DATA[23:16]					
			DMDRES.	_DATA[15:8]					
	DMDRES_DATA[7:0]								
R/W									

**Address:** 0xF4C8 - y \* 0x1 (y=0 to 7)

Type: R/W

Reset: Undefined

Description: FIFO results

[63:0] DMDRES\_DATA: The results of one captured channel stored in the FIFO.

Bit 19 indicates whether the results are valid or if the block is empty and should be discarded. The 64-bit DMDRES\_DATA field must be interpreted according to the type of modulation found (DVB-S2/DVB-S/undecoded) which is indicated in bits 7:5.

In order to read the next FIFO result a single write to any of the DMDRES\_DATA7..0 registers will flush the present result and index to the next.

The interpretation of the FIFO contents is as follows:

If [7] = 1 then signal = DVB-S2; If [7]=0 & [5] =1 then signal=DVBS/DSS else invalid.

63..48: SFR[15:0], symbol rate of signal found.

47..32: CFR[15:0], carrier offset 1 of signal found.

31..28: mantissa of AGC2 level of signal found.

27..24: exponent of AGC2 level of signal found. AGC2 ~ AGC2\_mantissa \* 2^AGC2\_exponant.

23..20: noise\_exponant, exponent (only) of noise level of signal found. Noise level  $\scriptstyle \sim$ 

2^noise\_exponant.

19: valid\_result, at 1 if the result is valid (usable). At 0 if the data is not relevant.

18: specinv\_demod, local spectral inversion detected by the demodulator (for DVBS2 only).

17..16: rolloff\_control[1:0], Nyquist filter type at the moment of locking (00:35% 01:25% 10:20% 11:15%).

8: Demod locked.

DVBS2:

7: constant, 1

6..2: MODCOD[4:0], MODCOD of channel found.

1..0: TYPE[1:0], TYPE of channel found.

DVBS1/Legacy DTV:

7: constant, 0

5: constant, 1

4: local spectral inversion detected by the Viterbi.

3: DVBS1 or Legacy DTV:

0: DVBS1

1: Legacy DTV

2..0: puncture rate found. 000:1/2 001:2/3 010:3/4 011:5/6 100:6/7 101:7/8.

Invalid:

7: constant, 0

Downloaded from Arrow.com.

5: constant, 0 (unsigned)

184/246 8073291 Rev F



# Information classified Confidential - Do not copy (See last page for obligations)

### FFEI1..4

# **FFE Equaliser coefficients**

7 6 5 4 3 2 1 0

FFE\_ACCly

R/W

**Address:** 0xF4D0 + (y-1) \* 0x2 (y=1 to 4)

Type: R/W

Reset: Undefined

**Description:** FFE equaliser observation

FFEI1..FFEQ1

.....

FFEI4..FFEQ4

[7:0] FFE\_ACCly: (signed)

### **FFEQy**

# FFE equaliser coefficients

7 6 5 4 3 2 1 0

FFE\_ACCQy

R/W

**Address:** 0xF4D1 + (y-1) \* 0x2 (y=1 to 4)

Type: R/W

Reset: Undefined

**Description:** FFE equaliser coefficients

[7:0] FFE\_ACCQy: (signed)

### **FFECFG**

# FFE equaliser configuration

/	6	5	4	3	2	1	0
RESERVED	EQUALFFE_ON		RESERVED			MU_EQUALFFE	
R	R/W		R			R/W	

 Address:
 0xF4D8

 Type:
 R/W

 Reset:
 0x71

**Description:** FFE equaliser configuration

[6] EQUALFFE\_ON: (unsigned)

[2:0] MU\_EQUALFFE: FFE equaliser update speed.

111: Fastest100: median value

001: Very slow (good for tracking)

000: Coefficients frozen (but equaliser still active). (unsigned)

47/

8073291 Rev F

185/246

### **SMAPCOEF7**

### LLR gain in DVBS2 QPSK

7	6	5	4	3	2	1	0
DIS_QSCALE				SMAPCOEF_Q_LLR12			
R/W				R/W			

 Address:
 0xF500

 Type:
 R/W

 Reset:
 0x6

**Description:** LLR gain in DVBS2 QPSK

[7] DIS\_QSCALE: disable LLR scaling factor for DVB-S2 QPSK

1: do not use scale factor0: use scale factor (unsigned)

[6:0] SMAPCOEF\_Q\_LLR12: LLR gain in DVB-S2 QPSK (signed)

### **SMAPCOEF6**

## LLR gain in DVBS2 8PSK

	7	6	5	4	3	2	. 1	0
			RESERVED			ADJ_8PSKLLR1	OLD_8PSKLLR1	DIS_AB8PSK
I			R			R/W	R/W	R/W

 Address:
 0xF501

 Type:
 R/W

 Reset:
 0x0

**Description:** LLR gain in DVBS2 8PSK

- [2] ADJ\_8PSKLLR1: 1: Use cut 2.0 or greater method for calculating LLRs. Add adjusting factor. (unsigned)
- [1] OLD\_8PSKLLR1: 1: The method of calculating LLRs prior to cut2.0 is employed. The field SMAPCOEF\_32\_LLR15[6:0] is used. (unsigned)
- [0] DIS\_AB8PSK: Disable the addition of the adjusting factor (a+b)(-I) (unsigned)

**A**y/

### **SMAPCOEF5**

# LLR gain in DVBS2 8PSK

7	6	5	4	3	2	1	0
DIS_8SCALE				SMAPCOEF_8P_LLR23			
R/W				R/W			

 Address:
 0xF502

 Type:
 R/W

 Reset:
 0x4

**Description:** LLR gain in DVBS2 8PSK

[7] DIS\_8SCALE: disable LLR scaling factor for DVB-S2 8PSK

1: do not use scale factor0: use scale factor (unsigned)

[6:0] SMAPCOEF\_8P\_LLR23: (signed)

### **DMDPLHSTAT**

Confidential

### **PLHeaders failure rate**

7	6	5	4	3	2	1	0
PLH_STATISTIC							
R							

Address: 0xF520

Type: R

Reset: Undefined

**Description:** PLHeaders failure rate

[7:0] PLH\_STATISTIC: Number of refused PLHeaders. 0 to 255. Rolls over to 0 when 255 reached.

(unsigned)



### LOCKTIME3

### **Demodulator locking time**

7 6 5 4 3 2 1 0

DEMOD\_LOCKTIME[31:24]

R

Address: 0xF522

Type: R

Reset: Undefined

**Description:** Demodulator locking time

[7:0] DEMOD\_LOCKTIME: time taken between writing the AEP and locking. Some options available

with DMDCFG3.locktime\\_mode.

Equation:

locking time = 2^7 \* demod\_locktime / Master\_clock (unsigned)

### LOCKTIME2

# **Demodulator locking time**

7 6 5 4 3 2 1 0

DEMOD\_LOCKTIME[23:16]

R

Address: 0xF523

Type: R

Reset: Undefined

**Description:** Demodulator locking time

[7:0] DEMOD\_LOCKTIME: time taken between writing the AEP and locking. Some options available

with DMDCFG3.locktime\_mode.

Equation:

locking time = 2^7 \* demod\_locktime / Master\_clock (unsigned)

### LOCKTIME1

# **Demodulator locking time**

7 6 5 4 3 2 1 0

DEMOD\_LOCKTIME[15:8]

R

Address: 0xF524

Type: R

Reset: Undefined

**Description:** Demodulator locking time

[7:0] DEMOD\_LOCKTIME: time taken between writing the AEP and locking. Some options available

with DMDCFG3.locktime\_mode.

Equation:

locking time =  $2^7$  \* demod\_locktime / Master\_clock (unsigned)

8073291 Rev F

188/246

STV0903BAC Registers

### **LOCKTIME0**

# **Demodulator locking time**

Information classified Confidential - Do not copy (See last page for obligations)

189/246

7 6 5 4 3 2 1 0

DEMOD\_LOCKTIME[7:0]

Address: 0xF525 Type: R

Reset: Undefined

**Description:** Demodulator locking time

[7:0] DEMOD\_LOCKTIME: time taken between writing the AEP and locking. Some options available

with DMDCFG3.locktime\\_mode.

Equation:

locking time = 2^7 \* demod\_locktime / Master\_clock (unsigned)



8073291 Rev F

# 17.6 TUN register descriptions

# **Tuner control configuration**

7	6	5	4	3	2	1 0	
TUN_ACKFAIL		TUN_TYPE		TUN_SECSTOP	TUN_VCOSRCH	TUN_MADDRESS	
R		R/W		R/W	R/W	R/W	

Address: 0xF4E0

Type: R/W Reset: 0x6C

**TNRCFG** 

**Description:** Tuner control configuration

[7] TUN\_ACKFAIL: (read-only) 1: Tuner I2C bus malfunctioning, there are acknowledge errors. (read put to 0 on a read,unsigned)

[6:4] TUN\_TYPE: selection of tuner type.

Automatic reprogramming of certain fields upon changing tuner\_type except for Tuner off.

000: Tuner off, no longer program the tuner in this way.

001: STB6000

010: SATTUNER cut 1

011: STB6100 100: STV6110 101: STV6120 110: No Tuner 111: -- (unsigned)

- [3] TUN\_SECSTOP: implementation of operational safety.
  - 1: introduce an I2C stop event before starting each I2C access. (unsigned)
- [2] TUN\_VCOSRCH: for STB6000 and STB6100 only. No effect for other types of tuners.

1: implementation of the tuner OSCM (recommended). (unsigned)

[1:0] TUN\_MADDRESS: tuner Master Address

00: C0 01: C2 10: C4

11: C6

The default tuner selection is: C0 for demodulator 1, C6 for demodulator 2. (unsigned)

577

STV0903BAC Registers

### TNRCFG2

### **Tuner & input IQ control**

7	6	5	4	3	2	1	0
TUN_IQSWAP		RESERVED			DIS_BWCALC	SHORT_WAITSTATES	RESERVED
R/W		F			R/W	R/W	R

 Address:
 0xF4E1

 Type:
 R/W

 Reset:
 0x82

**Description:** Tuner & input IQ control

[7] TUN\_IQSWAP: Swap IQ paths immediately after ADCs (to correct for external wiring inversion if necessary).

Defaut for demodulator 1 = 1; default for demodulator 2 = 0. (unsigned)

[2] DIS\_BWCALC: mechanism to calculate and adjust the tuner bandwidth in the Controlled Tuner:

1: active, TNRBW/tuner\_bandwidth is defined automatically.

0: inactive, TNRBW/tuner\_bandwidth must be entered manually. (unsigned)

[1] SHORT\_WAITSTATES: global waiting times between two I2C accesses

1: divide tempo by 4 (see TNRI2CFREQ and TNRCFG3 registers). (unsigned)

### **TNRXTAL**

## **Tuner reference frequency**

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0		
RESERVED				TUN_XTALFREQ					
	R				R/W				

 Address:
 0xF4E4

 Type:
 R/W

 Reset:
 0x1B

**Description:** Tuner reference frequency

[4:0] TUN\_XTALFREQ: Tuner reference frequency (e.g. quartz) in MHz Ftuner= 1MHz x TUNER\_XTALFREQ

Hint: 0 resets the tuner controller. (unsigned)



### **TNRSTEPS**

# Step definition and various coefficients

7 6 5 4 3 2 1 0 R/W

 Address:
 0xF4E7

 Type:
 R/W

 Reset:
 0x5

**Description:** Step definition and various coefficients

### **TNRGAIN**

## Tuner gain and various (static) characteristics

7	6	5	4	3	2	1	0
TUN_KDIVEN		STB6X0	STB6X00_OCK		TUN_	GAIN	
R/W		R/W		R/W			

 Address:
 0xF4E8

 Type:
 R/W

 Reset:
 0x49

**Description:** Tuner gain and various (static) characteristics

[7:6] TUN\_KDIVEN: output divider ratio

STB6x00: K/k[1:0]

SATTUNER and STB6110: odiv[1:0] (unsigned)

[5:4] STB6X00\_OCK: STB6x00 only

field VCO/ock[1:0] (VCO search clock) (unsigned)

[3:0] TUN\_GAIN: tuner gain. In the same units as the proposed tuner. (unsigned)

### **TNRRF1**

# **Tuner RF frequency (in MHz)**

7	7 6 5 4 3 2 1 0									
TUN_RFFREQ[17:10]										
R/W										

 Address:
 0xF4E9

 Type:
 R/W

 Reset:
 0x4B

**Description:** Tuner RF frequency (in MHz)

[7:0] TUN\_RFFREQ: Tuner RF frequency.

RF\_Freq = tuner\_rffreq[17:0] / 64 (unsigned)

192/246 8073291 Rev F



STV0903BAC Registers

### **TNRRF0**

### **Tuner RF frequency (in MHz)**

7 6 5 4 3 2 1 0

TUN\_RFFREQ[9:2]

R/W

 Address:
 0xF4EA

 Type:
 R/W

 Reset:
 0x0

**Description:** Tuner RF frequency (in MHz)

[7:0] TUN\_RFFREQ: Tuner RF frequency.

RF\_Freq = tuner\_rffreq[17:0] / 64 (unsigned)

TNRBW Tuner bandwidth

7	6	5	4	3	2	1	0			
TUN_RFF	FREQ[1:0]		TUN_BW							
R/	W	RW								

Address: 0xF4EB

Type: R/W

Reset: 0x1F

**Description:** Tuner bandwidth

[7:6] TUN\_RFFREQ: Tuner RF frequency. RF\_Freq = tuner\_rffreq[17:0] / 64 (unsigned)

[5:0] TUN\_BW: tuner bandwidth. The value written in this field will be replaced by an automatic calculation if TNRCFG2.dis\_bwcalc = 0. The value 0x00 is a special case. This value indicates that there is no desire to modify the tuner\_bandwidth field by wirting in TNRBW. This is specially designed for when we want to write the two LSB of tuner\_rffreq without touching tuner\_bandwidth. The value 0 is chosen for this special case because a bandwidth of 0 MHz is meaningless. (unsigned)

### **TNRADJ**

## Tuner specific register configurations

7	6	5	4	3	2	1	0
RESERVED	STB61X0_CALTIME			BESERVED	_		
R	R/W			F	3		

Address: 0xF4EC

Type: R/W

Reset: 0x0

**Description:** Tuner register fields are automatically accessed and programmed with the values

contained herein (see tuner datasheet for functionality).

[6] STB61X0\_CALTIME: (unsigned)

8073291 Rev F 193/246

### TNRCTL2

### **CONTROL2** register of STV6110

7 6 5 4 3 2 1 0 R/W

 Address:
 0xF4ED

 Type:
 R/W

 Reset:
 0x97

**Description:** Refer to STV6110 datasheet for more information.

# **TNRCFG3**

### Additional tuner register configurations

7	6	5	4	3	2	1	0
	RESERVED			TUN_PLLFREQ	TUN_I2CFREQ_MODE		
	R			R/W	R/W		

Address: 0xF4EE

**Type:** R/W **Reset:** 0x0

**Description:** Additional tuner register configurations

[4:2] TUN\_PLLFREQ: calculation method for the STB0900 Master Clock (field

tuner\_masterclock:tuner\_mclkdecimal (11 bits), see TNRMCLK and TNRXTAL and chapter "Le controle de la PLL du 900"):

000: automatic based on tuner Xtal

The STB0900 reference clock is declared as ref clock = PLL900 = TNRXTAL

001: the STB0900 PLL functions with a local reference 27 MHz 010: the STB0900 PLL functions with a local reference 16 MHz 011: the STB0900 PLL functions with a local reference 4 MHz

100: --101: --

110: Same as 000, but clock ref PLL900 = 0.5 \* TNRXTAL

111: manual mode (unsigned)

[1:0] TUN\_I2CFREQ\_MODE: calculation method for the I2C frequency and the delay times between 2 I2C accesses:

00: automatic cki2c = 100 kHz delay = 11.2 msec

01: automatic cki2c = 50 kHz delay = 22.5 msec

10: automatic cki2c = 200 kHz delay = 5.6 msec

11: manual

cki2c = Mclk/(8\*4\*tuner\_i2cfreq)

delay = 128\*9\*8\*4\*tuner\_i2cfreq / Mclk = 128\*9 / cki2c

TNRCFG2/short\_waitstates=1 -> divide all the above delay values by 4. (unsigned)

577

# Information classified Confidential - Do not copy (See last page for obligations)

### **TNRLD**

# **Tuner verification status (read only)**

7	6	5	4	3	2	1	0	
TUNLD_VCOING	TUN_REG1FAIL	TUN_REG2FAIL	TUN_REG3FAIL	TUN_REG4FAIL	TUN_REGSFAIL	TUN_BWING	TUN_LOCKED	
R	R	R	R	R	R	R	R	

Address: 0xF4F0

Type: R

Reset: Undefined

**Description:** Tuner diagnostics.

Any value other than 0x81 in this register indicates a fault.

[7] TUNLD\_VCOING: 0: VCO adjustment in progress. (unsigned)

[6] TUN\_REG1FAIL: 1: the 1st register of tuner control is different. (unsigned)

[5] TUN\_REG2FAIL: 1: the 2nd register of tuner control is different. (unsigned)

[4] TUN\_REG3FAIL: 1: the 3rd register of tuner control is different. (unsigned)

[3] TUN\_REG4FAIL: 1: the 4th register of tuner control is different. (unsigned)

[2] TUN\_REG5FAIL: 1: the 5th register of tuner control is different. (unsigned)

[1] TUN\_BWING: 1: bandwidth adjustment in progress. (unsigned)

[0] TUN\_LOCKED: 1: tuner is locked. (unsigned)



### **TNROBSL**

### **Control tuner observation**

7	6	5	4	3 2	1 0
TUN_I2CABORTED	TUN_LPEN	TUN_FCCK	TUN_I2CLOCKED	TUN_PROGDONE	TUN_RFRESTE[9:8]
R	R	R	R	R	R

Address: 0xF4F6

Type: R

Reset: Undefined

**Description:** Control tuner observation

- [7] TUN\_I2CABORTED: I2C malfunction alarm. I2C collisions may have taken place.

  1: one or more I2C accesses have been sunk by the I2C repeater. (unsigned)
- [6] TUN\_LPEN: RF local oscillator status
  - 0: RF local oscillator locking/programming in progress.
  - 1: RF local oscillator locked/programmed or not restarted. (unsigned)
- [5] TUN\_FCCK: tuner bandwidth status
  - 1: tuner bandwidth locking/programming in progress.
  - 0: tuner bandwidth locked/programmed or not restarted. (unsigned)
- [4] TUN\_I2CLOCKED: tuner programming success. Final diagnostic.
  - 1: procedure completed with success, tuner locked.
  - 0: procedure incomplete, in progress or failure, tuner unlocked. (unsigned)
- [3:2] TUN\_PROGDONE: 00: (nothing)
  - 01: programming in progress
  - 10: programming succeeded
  - 11: programming failure (512 attempts for nothing). (unsigned)
- [1:0] TUN\_RFRESTE: 8 LSBs of the remainder calculation to obtain the RF frequency currently programmed. (unsigned)

### **TNRRESTE**

# RF frequency remainder

7	6	5	4	3	2	1	0			
	TUN_RFRESTE[7:0]									
	R									

Address: 0xF4F7

Type: R

Reset: Undefined

**Description:** RF frequency remainder

[7:0] TUN\_RFRESTE: 8 LSBs of the remainder calculation to obtain the RF frequency currently programmed. (unsigned)

196/246 8073291 Rev F



# 17.7 DVB1 register descriptions

### **VITSCALE**

# Additional configuration of Viterbi decoder

7	6	5	4	3	2	1	0
NVTH_NOSRANGE	VERROR_MAXMODE	REGERVED		NSLOWSN_LOCKED	RESERVED	DIS_RSFLOCK	RESERVED
R/W	R/W	F		R/W	R	R/W	R

 Address:
 0xF532

 Type:
 R/W

 Reset:
 0x0

**Description:** Additional configuration of Viterbi decoder

- [7] NVTH\_NOSRANGE: Automatic calculation of Viterbi threshold as a function of noise. Used during acquisition.
  - 0: The Viterbi threshold is calculated as a function of noise measured by the demodulator
  - 1: No automatic adaptation of Vth. The Vth is taken from the VTHxx registers programmed by I2C. (unsigned)
- [6] VERROR\_MAXMODE: observation mode of VERROR register.
  - 1: VERROR contains the maximum value achieved since its last reinitialization (via I2C write); very useful for adjusting the limits of each puncture rate or to obtain the maximum observed.
    - 0: VERROR contains the instantaneous value of the number of errors. (unsigned)
- [3] NSLOWSN\_LOCKED: Slow the VERROR calculation (for a smoother result) 0: slow down
  - 1: don't slow down (unsigned)
- [1] DIS\_RSFLOCK: False lock detection from Reed-Solomon decoder
  - 1: Retrigger Viterbi if false lock detected
  - 0: ignore false lock detection, do nothing. (unsigned)



### **FECM**

### Viterbi decoder configuration

7	6	5	4	3	2	1	0
DSS_DVB	RESE	RVED	DSS_SRCH	RESE	RVED	SYNCVIT	IQINV
R	1	3	R/W	F	3	R/W	R

 Address:
 0xF533

 Type:
 R/W

 Reset:
 0x10

**Description:** Viterbi decoder configuration

[7] DSS\_DVB: standard used

1: Legacy DTV

0: DVBS1 (read put to 0 on a read,unsigned)

[4] DSS\_SRCH: norm searching mode

1: automatic DVBS1/Legacy DTV search

0: manual search, program FECM.dss\_dvb. (unsigned)

- [1] SYNCVIT: 1: freeze the synchro word search mechanism. Very dangerous in case of unlocking: the machine will be incapable of re-hooking. (unsigned)
- [0] IQINV: observation of the local spectral inversion detected by the Viterbi decoder. In manual mode, i2csym = DEMOD.specinv\_control(0). (read put to 0 on a read,unsigned)

### VTH12

### Error threshold for puncture rate 1/2

7	6	5	4	3	2	1	0
			VT	H12			
			R	/W			

 Address:
 0xF534

 Type:
 R/W

 Reset:
 0xD0

**Description:** Error threshold for puncture rate 1/2

[7:0] VTH12: (unsigned)

### **VTH23**

### **Error threshold for puncture rate 2/3**

7	6	5	4	3	2	1	0
			VTH	123			
			R/	W			

 Address:
 0xF535

 Type:
 R/W

 Reset:
 0x7D

**Description:** Error threshold for puncture rate 2/3

[7:0] VTH23: (unsigned)

198/246 8073291 Rev F



# Information classified Confidential - Do not copy (See last page for obligations)

### **VTH34**

# Error threshold for puncture rate 3/4

7 6 5 4 3 2 1 0 VTH34 R/W

 Address:
 0xF536

 Type:
 R/W

 Reset:
 0x53

**Description:** Error threshold for puncture rate 3/4

[7:0] VTH34: (unsigned)

### **VTH56**

# **Error threshold for puncture rate 5/6**

7	6	5	4	3	2	1	0
			VT	H56			
			R	/W			

 Address:
 0xF537

 Type:
 R/W

 Reset:
 0x2F

**Description:** Error threshold for puncture rate 5/6

[7:0] VTH56: (unsigned)

### **VTH67**

# **Error threshold for puncture rate 6/7**

7	6	5	4	3	2	1	0			
	VTH67									
	R/W									

 Address:
 0xF538

 Type:
 R/W

 Reset:
 0x24

**Description:** Error threshold for puncture rate 6/7

[7:0] VTH67: (unsigned)



### **VTH78**

### Error threshold for puncture rate 7/8

7 6 5 4 3 2 1 0 VTH78 R/W

 Address:
 0xF539

 Type:
 R/W

 Reset:
 0x1F

**Description:** Error threshold for puncture rate 7/8

[7:0] VTH78: (unsigned)

### **VITCURPUN**

# **Current puncture rate on the Viterbi decoder**

 7	6	5	4	3	2	1	0
	RESERVED				VIT_CURPUN		
	R				R		

Address: 0xF53A

Type: R

Reset: Undefined

**Description:** Current puncture rate on the Viterbi decoder

[4:0] VIT\_CURPUN: current puncture rate

0x0d:1/2 0x12:2/3 0x15:3/4 0x18:5/6 0x19:6/7 0x1a:7/8 (unsigned)

VERROR Current error rate

7 6 5 4 3 2 1 0

REGERR\_VIT

R/W

Address: 0xF53B Type: R/W

Reset: Undefined

**Description:** Current error rate

[7:0] REGERR\_VIT: current error rate or maximum observed by the Viterbi decoder.

Equation:

proportion of errors = regerr\_vit / 2048

Examples:

0x00 = no errors, signal perfect

0xFF = 6.23% errors (255 bits corrected out of 2048). (read put to 0 on a write,unsigned)

200/246 8073291 Rev F



# Information classified Confidential - Do not copy (See last page for obligations)

### **PRVIT**

### List of authorized puncture rates

7	6	5	4	3	2	1	0	
RESERVED	DIS_VTHLOCK	E7_8VIT	E6_7VIT	E5_6VIT	E3_4VIT	E2_3VIT	E1_2VIT	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

 Address:
 0xF53C

 Type:
 R/W

 Reset:
 0x3F

**Description:** List of authorized puncture rates

[6] DIS\_VTHLOCK: Automatic adjustment of VTH as a function of noise after decoder lock.

1: automatic adjustment enabled

0: disabled (unsigned)

[5] E7\_8VIT: authorization of rate 7/8 (unsigned)[4] E6\_7VIT: authorization of rate 6/7 (unsigned)

[3] E5\_6VIT: authorization of rate 5/6 (unsigned)

[2] E3\_4VIT: authorization of rate 3/4 (unsigned)[1] E2\_3VIT: authorization of rate 2/3 (unsigned)

[0] E1\_2VIT: authorization of rate 1/2 (unsigned)

### VAVSRVIT

### Viterbi decoder search speeds

7	6	5	4	3	2	1	0
AMVIT	FROZENVIT	TIANS		TIVYOT			HYPVIT
R/W	R/W	R/V	/	R/	W	-	R/W

 Address:
 0xF53D

 Type:
 R/W

 Reset:
 0x0

**Description:** Viterbi decoder search speeds

- [7] AMVIT: puncture rate search manual or automatic mode. Used with frozenvit below.
  - 1: manual search. Each positive edge on frozenvit increments the internal puncture rate search mechanism.
  - 0: automatic mode, normal (unsigned)
- [6] FROZENVIT: freeze the synchronizations

If amvit=0:

1: freeze the puncture rate search mechanism

0: automatic mode, normal

If amvit=1: each positive edge of this bit increments the internal puncture rate search machine. (unsigned)

[5:4] SNVIT: measuring time (number of symbols) for evaluating VERROR.regerr\_vit

00: 4096 bits 01: 16384 bits 10: 65536 bits

11: 262144 bits (unsigned)

[3:2] TOVVIT: synchro word search time-out.

If no synchro word has been found during this time, the internal puncture rate search mechanism switches itself back on.

This time-out counter only starts once a puncture rate has been found (VSTATUSVIT.prfvit goes to 1). 00: 32768 bits or the time for 23 packets DVB+Legacy DTV

01: 65536 bits 46 packets DVB+Legacy DTV
10: 131072 bits 93 packets DVB+Legacy DTV
11: 262144 bits 186 packets DVB+Legacy DTV (un

11: 262144 bits 186 packets DVB+Legacy DTV (unsigned)

[1:0] HYPVIT: Viterbi decoder locking validation or devalidation limit

If the specified number of consecutive synchro words are detected, then the Viterbi decoder is locked (VSTATUSVIT.lockedvit goes to 1).

If the specified number of consecutive synchro words are lost, then the Viterbi decoder is unlocked (VSTATUSVIT.lockedvit goes to 0). The puncture rate search mechanism switches itself back on. 00: 16 consecutive synchro words found or lost

01: 32 consecutive synchro words found or lost

10: 64 consecutive synchro words found or lost

11: 128 consecutive synchro words found or lost (unsigned)



STV0903BAC Registers

### **VSTATUSVIT**

### Viterbi decoder status

7	6	5	4	3	2	1	0
	RESERVED		PRFVIT	LOCKEDVIT		RESERVED	
	R		R/W	R/W		R	

Address: 0xF53E

Type: R/W

Reset: Undefined

**Description:** Certain bits of this register reset themselves to 0 uniquely via I2C writing (the value of

the data written is unimportant, only the action of I2C writing).

[4] PRFVIT: Puncture Rate Found

1: puncture rate found

0: searching puncture rate (unsigned)

[3] LOCKEDVIT: Viterbi Locked

1: decoder locked

0: searching synchro word (unsigned)

### **VTHINUSE**

## Viterbi threshold currently in use

7	6	5	4	3	2	1	0
			VIT_II	NUSE			
			F	R			

Address: 0xF53F

Type: R

Reset: Undefined

**Description:** Viterbi threshold currently in use

[7:0] VIT\_INUSE: Actual Viterbi threshold in use (observation).

During acquisition this is controlled by VITSCALE:NVTH\_NOSRANGE

After acquisition; PRFVIT:DIS\_VTHLOCK (unsigned)

### KDIV12

# Gain (k\_divider) of puncture rate 1/2

/	6	5	4	3	2	1	0
RESERVED				K_DIVIDER_12			
R				R/W			

 Address:
 0xF540

 Type:
 R/W

 Reset:
 0x27

**Description:** Gain (k\_divider) of puncture rate 1/2

[6:0] K\_DIVIDER\_12: multiplying coefficient applied for the puncture rate. Equation:

Metric = k\_divider\_12 / 256 \* II or QI (unsigned)



8073291 Rev F

203/246

### KDIV23

## Gain (k\_divider) of puncture rate 2/3

RESERVED K\_DIVIDER\_23 R/W R

Address: 0xF541 R/W Type: Reset: 0x32

**Description:** Gain (k\_divider) of puncture rate 2/3

> [6:0] K\_DIVIDER\_23: multiplying coefficient applied for the puncture rate. Equation: Metric = k\_divider\_23 / 256 \* II or QI (unsigned)

### KDIV34

## Gain (k\_divider) of puncture rate 3/4

7	6	5	4	3	2	1	0
RESERVED				K_DIVIDER_34			
R				R/W			

Address: 0xF542 Type: R/W Reset: 0x32

**Description:** Gain (k\_divider) of puncture rate 3/4

[6:0] K\_DIVIDER\_34: multiplying coefficient applied for the puncture rate. Equation:

Metric = k\_divider\_34 / 256 \* II or QI (unsigned)

### KDIV56

### Gain (k\_divider) of puncture rate 5/6

7	6	5	4	3	2	1	0
RESERVED				K_DIVIDER_56			
R				R/W			

Address: 0xF543 R/W Type: Reset: 0x32

**Description:** Gain (k\_divider) of puncture rate 5/6

[6:0] K\_DIVIDER\_56: multiplying coefficient applied for the puncture rate. Equation:

Metric = k\_divider\_56 / 256 \* II or QI (unsigned)

# Information classified Confidential - Do not copy (See last page for obligations)

### KDIV67

# Gain (k\_divider) of puncture rate 6/7

7	6	5	4	3	2	1	0		
RESERVED		K_DIVIDER_67							
R				R/W					

 Address:
 0xF544

 Type:
 R/W

 Reset:
 0x32

**Description:** Gain (k\_divider) of puncture rate 6/7

[6:0] K\_DIVIDER\_67: multiplying coefficient applied for the puncture rate. Equation:

Metric = k\_divider\_67 / 256 \* II or QI (unsigned)

### KDIV78

# Gain (k\_divider) of puncture rate 7/8

7	6	5	4	3	2	1	0
RESERVED				K_DIVIDER_78			
R				R/W			

 Address:
 0xF545

 Type:
 R/W

 Reset:
 0x50

**Description:** Gain (k\_divider) of puncture rate 7/8

[6:0] K\_DIVIDER\_78: multiplying coefficient applied for the puncture rate. Equation:

Metric = k\_divider\_78 / 256 \* II or QI (unsigned)



# 17.8 DVB2 register descriptions

### PDELCTRL1

### Packet delineator configuration

7	6	5	4	3	2	1	0
INV_MISMASK	RESERVED	FILTER_EN		RESERVED		EN_MIS00	ALGOSWRST
R/W	R	R/W		R		R/W	R/W

 Address:
 0xF550

 Type:
 R/W

 Reset:
 0x0

**Description:** Packet delineator configuration

[7] INV\_MISMASK: 1: inverse the MIS mask (unsigned)

[5] FILTER\_EN: 1: activate the MIS filter if MATYPE.sis\_mis = 0 (unsigned)

[1] EN\_MIS00: when MIS = 00:

1: it is special and systematically accepted (system frame)

0: subjected to the usual MIS filter restrictions (if filter\_en = 1). (unsigned)

[0] ALGOSWRST: 1: Packet Delineator reset (unsigned)

### PDELCTRL2

# Packet delineator additional configuration

1	6	5	4	3	2	1	0
RESERVED	RESET_UPKO_COUNT		RESERVED			FRAME_MODE	RESERVED
R	R/W		R			R/W	R

Address: 0xF551

**Type:** R/W **Reset:** 0x0

**Description:** Packet delineator additional configuration

[6] RESET\_UPKO\_COUNT: Reset BBFCRCKO and UPCRCKO counters (unsigned)

[1] FRAME\_MODE: 1: circuit configuration in frame mode.0: circuit configuration in packet mode if the system is not (forced) in Generic Continuous Stream. (unsigned)

206/246 8073291 Rev F



Information classified Confidential - Do not copy (See last page for obligations)

STV0903BAC Registers

### **HYSTTHRESH**

### pktdelin\_lock signal hysteresis limits

7	6	5	4	3	2	1	0	
	UNLCK_	THRESH		DELIN_LCK_THRESH				
	R/	W			R/	W		

 Address:
 0xF554

 Type:
 R/W

 Reset:
 0x41

**Description:** pktdelin\_lock signal hysteresis limits

[7:4] UNLCK\_THRESH: negative edge (unsigned)[3:0] DELIN\_LCK\_THRESH: positive edge (unsigned)

### **ISIENTRY**

### MIS mode selection filter

7	6	5	4	3	2	1	0			
	ISI_ENTRY									
	R/W									

 Address:
 0xF55E

 Type:
 R/W

 Reset:
 0x0

**Description:** The multiple input stream filter is available when the BBHeader MATYPE/SISMIS=0

and is activated when register field PDELCTRL1/filter\_en=1. A set of masks permit the selection of frames with the correct MATYPE/ISI (the 8 bits LSB of MATYPE at the

start of BBheader). The masking equation is the following:

test\_MIS = MATYPE/ISI and ISIBITENA/isi\_bit\_en

The following depends on the polarity of register field PDELCTRL1/inv\_mismask:

-inv\_mismask=0: the frame is accepted if test\_MIS = ISIENTRY/isi\_entry

-inv\_mismask=1: the frame is accepted if test\_MIS /= ISIENTRY/isi\_entry

The case MATYPE/ISI=0 could be considered as a special case if

PDELCTRL1/en\_mis00=1, this frame is always accepted regardless of the

configuration of inv\_mismask, isi\_bit\_en and isi\_entry.

This frame can then be seen as a system frame which is always accepted, such as

the channel descriptors and other telementry.

[7:0] ISI\_ENTRY: (unsigned)



### **ISIBITENA**

### MIS mode selection mask

7 6 5 4 3 2 1 0

ISI\_BIT\_EN

R/W

 Address:
 0xF55F

 Type:
 R/W

 Reset:
 0x0

**Description:** See ISIENTRY.

[7:0] ISI\_BIT\_EN: (unsigned)

### **MATSTR1**

### **MATYPE** of the current frame

7 6 5 4 3 2 1 0

MATYPE\_CURRENT[15:8]

R

Address: 0xF560

Type: R

Reset: Undefined

**Description:** MATYPE of the current frame

[7:0] MATYPE\_CURRENT: (unsigned)

### **MATSTRO**

### **MATYPE** of the current frame

7 6 5 4 3 2 1 0

MATYPE\_CURRENT[7:0]

R

Address: 0xF561

Type: R

Reset: Undefined

**Description:** MATYPE of the current frame

[7:0] MATYPE\_CURRENT: (unsigned)

208/246 8073291 Rev F

### **UPLSTR1**

### **UPL** of the current frame

7 6 5 4 3 2 1 0

UPL\_CURRENT[15:8]

R

Address: 0xF562

Type: R

Reset: Undefined

**Description:** UPL of the current frame

[7:0] UPL\_CURRENT: (unsigned)

### **UPLSTR0**

### **UPL** of the current frame

7	6	5	4	3	2	1	0		
	UPL_CURRENT[7:0]								
	R								

Address: 0xF563

Type: R

Reset: Undefined

**Description:** UPL of the current frame

[7:0] UPL\_CURRENT: (unsigned)

### **DFLSTR1**

Confidential

### DFL of the current frame

7	6	5	4	3	2	1	0
			DFL_CUR	RENT[15:8]			
			I	R			

Address: 0xF564

Type: R

Reset: Undefined

**Description:** DFL of the current frame

[7:0] DFL\_CURRENT: (unsigned)



### **DFLSTR0**

### DFL of the current frame

7 6 5 4 3 2 1 0

DFL\_CURRENT[7:0]

R

Address: 0xF565

Type: R

Reset: Undefined

**Description:** DFL of the current frame

[7:0] DFL\_CURRENT: (unsigned)

### **SYNCSTR**

# SYNC of the current frame

7	6	5	4	3	2	1	0		
	SYNC_CURRENT								
	R								

Address: 0xF566

Type: R

Reset: Undefined

**Description:** SYNC of the current frame

[7:0] SYNC\_CURRENT: (unsigned)

### SYNCDSTR1

### SYNCD of the current frame

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0			
	SYNCD_CURRENT[15:8]									
			ı	R						

Address: 0xF567

Type: R

Reset: Undefined

**Description:** SYNCD of the current frame

[7:0] SYNCD\_CURRENT: (unsigned)

# Information classified Confidential - Do not copy (See last page for obligations)

### SYNCDSTR0

### SYNCD of the current frame

7 6 5 4 3 2 1 0

SYNCD\_CURRENT[7:0]

R

Address: 0xF568

Type: R

Reset: Undefined

**Description:** SYNCD of the current frame

[7:0] SYNCD\_CURRENT: (unsigned)

### PDELSTATUS1

## Packet delineator status

7	6	5	4	3	2	1	0
PKTDELIN_DELOCK	SYNCDUPDFL_BADDFL	CONTINUOUS_STREAM	UNACCEPTED_STREAM	BCH_ERROR_FLAG	RESERVED	PKTDELIN_LOCK	FIRST_LOCK
R/W	R	R	R	R	R	R	R

Address: 0xF569

Type: R

Reset: Undefined

**Description:** Packet delineator status

[7] PKTDELIN\_DELOCK: Detection of a 0 event on pktdelin\_lock. Useful for debugging the origin of a signal fault

Reset by an I2C write (read put to 0 on a write, unsigned)

[6] SYNCDUPDFL\_BADDFL: 1: error: DFL > DFL maximum possible for this MODCOD or SYNCD greater than DFL or UPL (and not 0xFFFF)

has happend since last reset

Reset by I2C read (read put to 0 on a read, unsigned)

- [5] CONTINUOUS\_STREAM: 1: the current frame is a Generic Continuous Stream (MATYPE/tsgs=01, UPL=0 and/or PDELCTRL2/force\_continuous=1). (unsigned)
- [4] UNACCEPTED\_STREAM: 1: current frame refused (due to error or bad ISI) (read put to 0 on a read,unsigned)
- [3] BCH\_ERROR\_FLAG: 1: a BCH error occurred in one of the previous frames. Bit automatically reset to 0 after I2C reading. (read put to 0 on a read,unsigned)
- [1] PKTDELIN\_LOCK: 1: Packet Delineator locked (unsigned)
- [0] FIRST\_LOCK: 1: The Packet Delineator is locked and processing frames (functioning normally) (unsigned)



8073291 Rev F

211/246

### PDELSTATUS2

### Additional status for packet delineator

7	6	5	4	3	2	1	0
RESERVED			FRAM	E_TYPE			
R				R			

Address: 0xF56A

Type: R

Reset: Undefined

**Description:** Additional status for packet delineator

[6:2] FRAME\_MODCOD: MODCOD of the current frame (unsigned)

[1:0] FRAME\_TYPE: TYPE of the current frame (unsigned)

### **BBFCRCK01**

### **BBHeader KO counter**

7	6	5	4	3	2	1	0			
	BBHCRC_KOCNT[15:8]									
			R	/W						

 Address:
 0xF56B

 Type:
 R/W

 Reset:
 0x0

**Description:** BBHeader KO counter

[7:0] BBHCRC\_KOCNT: number of false frames (CRC8 BBHeader false) since the last

reinitialization of this register.

Reset to 0 by I2C write. (read put to 0 on a write,unsigned)

### **BBFCRCKO0**

### **BBHeader KO counter**

Information classified Confidential - Do not copy (See last page for obligations)

7	6	5	4	3	2	1	0			
	BBHCRC_KOCNT[7:0]									
			R	/W						

 Address:
 0xF56C

 Type:
 R/W

 Reset:
 0x0

**Description:** BBHeader KO counter

[7:0] BBHCRC\_KOCNT: number of false frames (CRC8 BBHeader false) since the last

reinitialization of this register.

Reset to 0 by I2C write. (read put to 0 on a write, unsigned)

477

### **UPCRCK01**

STV0903BAC

### **Packet KO counter**

7 6 5 4 3 2 1 0

PKTCRC\_KOCNT[15:8]

R/W

 Address:
 0xF56D

 Type:
 R/W

 Reset:
 0x0

**Description:** Packet KO counter

 $[7:0] \ \ \mathsf{PKTCRC\_KOCNT:} \ \mathsf{number} \ \mathsf{of} \ \mathsf{false} \ \mathsf{packets} \ \mathsf{(CRC8} \ \mathsf{packet} \ \mathsf{false}) \ \mathsf{since} \ \mathsf{the} \ \mathsf{last} \ \mathsf{reinitialization} \ \mathsf{of} \ \mathsf{o$ 

this register.

Reset to 0 by I2C write. (read put to 0 on a write, unsigned)

UPCRCKO0 Packet KO counter

7 6 5 4 3 2 1 0

PKTCRC\_KOCNT[7:0]

R/W

 Address:
 0xF56E

 Type:
 R/W

 Reset:
 0x0

**Description:** Packet KO counter

[7:0] PKTCRC\_KOCNT: number of false packets (CRC8 packet false) since the last reinitialization of

this register.

Reset to 0 by I2C write. (read put to 0 on a write,unsigned)



### PDELCTRL3

### Additional configuration of packet delineator

7	6	5	4	3	2	1	0
PKTDEL_CONTFAIL				RESERVED			
R/W				R			

Address: 0xF56F

Type: R/W

Reset: 0x0

**Description:** Additional configuration of packet delineator

[7] PKTDEL\_CONTFAIL: Selection of LDPC power saving more in deep fade situations. A count up-down accumulator is (with a floor of zero) used. If the thrshold is reached the function is engaged.

0: packet mode. If 64 packets are false then reject one frame in 2 without LDPC processing. 1: frame mode. If more than 64 frames false then reject one frame in 2 without LDPC

processing. (unsigned)

### NBITER\_NFx

# Number of LDPC decoding iterations

	7	6	5	4	3	2	1	0
NBITER_NF4				NBITER_N	IF_QP_1_2			
NBITER_NF5				NBITER_N	IF_QP_3_5			
NBITER_NF6				NBITER_N	IF_QP_2_3			
NBITER_NF7				NBITER_N	IF_QP_3_4			
NBITER_NF8				NBITER_N	IF_QP_4_5			
NBITER_NF9				NBITER_N	IF_QP_5_6			
NBITER_NF10				NBITER_N	NF_QP_8_9			
NBITER_NF11				NBITER_N	F_QP_9_10			
NBITER_NF12				NBITER_N	NF_8P_3_5			
NBITER_NF13				NBITER_1	NF_8P_2_3			
NBITER_NF14				NBITER_N	NF_8P_3_4			
NBITER_NF15				NBITER_1	NF_8P_5_6			
NBITER_NF16				NBITER_N	NF_8P_8_9			
NBITER_NF17				NBITER_N	IF_8P_9_10			
				R	/W			

**Address:** 0xFA03 + (x-4) \* 0x1 (x=4 to 17)

Type: R/W

**Reset:** 0x37, 0x29, 0x37, 0x33, 0x31, 0x2F, 0x39, 0x3A, 0x29, 0x37, 0x33, 0x2F, 0x39, 0x3A

214/246 8073291 Rev F



STV0903BAC Registers

**Description:** Nblter NFn -> number of normal frame iterations for MODCOD n.

NBITER\_NF4: [7:0] NBITER\_NF\_QP\_1\_2: (unsigned)

NBITER\_NF5: [7:0] NBITER\_NF\_QP\_3\_5: (unsigned)

NBITER\_NF6: [7:0] NBITER\_NF\_QP\_2\_3: (unsigned)

NBITER\_NF7: [7:0] NBITER\_NF\_QP\_3\_4: (unsigned)

NBITER\_NF8: [7:0] NBITER\_NF\_QP\_4\_5: (unsigned)

NBITER\_NF9: [7:0] NBITER\_NF\_QP\_5\_6: (unsigned)

NBITER\_NF10: [7:0] NBITER\_NF\_QP\_8\_9: (unsigned)

NBITER\_NF11: [7:0] NBITER\_NF\_QP\_9\_10: (unsigned)

NBITER\_NF12: [7:0] NBITER\_NF\_8P\_3\_5: (unsigned)

NBITER\_NF13: [7:0] NBITER\_NF\_8P\_2\_3: (unsigned)

NBITER\_NF14: [7:0] NBITER\_NF\_8P\_3\_4: (unsigned)

NBITER\_NF15: [7:0] NBITER\_NF\_8P\_5\_6: (unsigned)

NBITER\_NF16: [7:0] NBITER\_NF\_8P\_8\_9: (unsigned)

NBITER\_NF17: [7:0] NBITER\_NF\_8P\_9\_10: (unsigned)

### **NBITERNOERR**

## LDPC decoding iteration stop criterion

7	6	5	4	3	2	1	0	
	RESE	RVED		NBITER_STOP_CRIT				
		R			R	/W		

Address: 0xFA3F

Type: R/W

Reset: 0x4

**Description:** LDPC decoding iteration stop criterion

[3:0] NBITER\_STOP\_CRIT: This 4-bit value gives the number of iterations for which the decoding result is correlated to determine whether the LDPC decoder has converged or not. If the value is 0, there is no decoding stop process and the decoder performs the default iteration number given by the register NbIter\_xx (unsigned)



## **GAINLLR\_NFx**

### LDPC input LLR gain

	7	6	5	4	3	2	1	0		
GAINLLR_NF4	RESERVED				GAINLLR_NF_QP_1	_2				
GAINLLR_NF5	RESERVED				GAINLLR_NF_QP_3	_5				
GAINLLR_NF6	RESERVED				GAINLLR_NF_QP_2	_3				
GAINLLR_NF7	RESERVED		GAINLLR_NF_QP_3_4							
GAINLLR_NF8	RESERVED				GAINLLR_NF_QP_4	_5				
GAINLLR_NF9	RESERVED				GAINLLR_NF_QP_5	_6				
GAINLLR_NF10	RESERVED				GAINLLR_NF_QP_8	_9				
GAINLLR_NF11	RESERVED				GAINLLR_NF_QP_9_	.10				
GAINLLR_NF12	RESERVED				GAINLLR_NF_8P_3_	_5				
GAINLLR_NF13	RESERVED				GAINLLR_NF_8P_2	_3				
GAINLLR_NF14	RESERVED				GAINLLR_NF_8P_3_	_4				
GAINLLR_NF15	RESERVED				GAINLLR_NF_8P_5	_6				
GAINLLR_NF16	RESERVED				GAINLLR_NF_8P_8_	_9				
GAINLLR_NF17	RESERVED				GAINLLR_NF_8P_9_	10				
	R				R/W					

**Address:** 0xFA43 + (x-4) \* 0x1 (x=4 to 17)

**Type:** R/W **Reset:** 0x20

Confidential

**Description:** GainLLR\_NFn -> normal frame LLR gain for MODCOD n.

GAINLLR\_NF4: [6:0] GAINLLR\_NF\_QP\_1\_2: (unsigned)

GAINLLR\_NF5: [6:0] GAINLLR\_NF\_QP\_3\_5: (unsigned)

GAINLLR\_NF6: [6:0] GAINLLR\_NF\_QP\_2\_3: (unsigned)

 ${\tt GAINLLR\_NF7: [6:0] \ GAINLLR\_NF\_QP\_3\_4: \ (unsigned)}$ 

GAINLLR\_NF8: [6:0] GAINLLR\_NF\_QP\_4\_5: (unsigned)

GAINLLR\_NF9: [6:0] GAINLLR\_NF\_QP\_5\_6: (unsigned) GAINLLR\_NF10: [6:0] GAINLLR\_NF\_QP\_8\_9: (unsigned)

GAINLLR\_NF11: [6:0] GAINLLR\_NF\_QP\_9\_10: (unsigned)

GAINLLR\_NF12: [6:0] GAINLLR\_NF\_8P\_3\_5: (unsigned)

GAINLLR\_NF13: [6:0] GAINLLR\_NF\_8P\_2\_3: (unsigned)

GAINLLR\_NF14: [6:0] GAINLLR\_NF\_8P\_3\_4: (unsigned)

GAINLLR\_NF15: [6:0] GAINLLR\_NF\_8P\_5\_6: (unsigned)

GAINLLR\_NF16: [6:0] GAINLLR\_NF\_8P\_8\_9: (unsigned)

GAINLLR\_NF17: [6:0] GAINLLR\_NF\_8P\_9\_10: (unsigned)



#### **CFGEXT**

# **External data stream configuration**

7	6	5	4	3	2	1	0
STAGMODE	BYPBCH	BYPLDPC	LDPCMODE	INVLLRSIGN	SHORTMULT	RESERVED	EXTERNTX
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

 Address:
 0xFA80

 Type:
 R/W

 Reset:
 0x1

**Description:** External data stream configuration

[7] STAGMODE: 1: staggered mode, the scheduling of the LDPC decoding process is modified. It allows a faster convergence.

CodeRa	ate Nbcycleit	erNF Nbcy	cleinitNF	NbcycleiterSF	NbcycleinitSF
1/4	906 (911)	568	255	162	
1/3	1054	630	289	180	
2/5	1162	676	307 (316	3) 190	
1/2	1149	654	264 (269	9) 160	
3/5	1504	820	397	226	
2/3	1138	628	297 (314	1) 178	
3/4	1208 (1233)	658	281 (2	272) 160	
4/5	1268	674	254 (256	6) 142	
5/6	1303	688	287 (294	1) 164	
8/9	1080	560	258 (310	)) 154	
9/10	1073	560	na	na (unsigne	ed)

- [6] BYPBCH: 1: bypass BCH, the BCH correction is not done, is not applied on the output data. Thus the global latency is respected -> fully transparent on the flow (unsigned)
- [5] BYPLDPC: 1: bypass LDPC, the LDPC decoder is OFF. Only the initialization phase is done. Thus the hard decision is done on the LLR sign (unsigned)
- [4] LDPCMODE: 1: LDPC debug mode, Nldpc (64800 or 16200) bits will be delivered, all enabled with bch\_data\_en and bch\_data\_par\_en. BCH correction is NOT applied.
  0: normal mode, Nbch (see coderates) bits are delivered, all enabled by bch\_data\_par\_en. And only the first Kbch bits are also enabled with bch\_data\_en. BCH correction is of course done. (unsigned)
- [3] INVLLRSIGN: 1: inverts the sign of input data. It corresponds to the LLR definition: either Ln(P0/P1) or Ln(P1/P0). (unsigned)
- [2] SHORTMULT: 1: allows to bypass the input LLRs gain (unsigned)
- [0] EXTERNTX: 0: DVBS2\_FEC sub-block is used in autotest/internal mode 1: external (functional) mode. Data coming from the demodulator (unsigned)



#### **GENCFG**

# **General configuration**

**LDPC** error counter

7	6	5	4	3	2	1	0
	RESERVED		BROADCAST		RESERVED		DDEMOD
	R		R/W		R		R/W

 Address:
 0xFA86

 Type:
 R/W

 Reset:
 0xC

**Description:** General configuration

[4] BROADCAST: 1: "Broadcast Mode", decoding of frame n starts when the start-of-frame of (SOF) frame n+1 is received. Thus, as long as there is no new frame on the LDPC input, there is a frame stored in RAM, waiting for a decoding start. Invalid frames are detected and NOT processed.

0: "ASAP mode", decoding of frame n starts when enough data (64800 or 16200) is received and when the LDPC decoder is ready to process data. Invalid frames are not detected. (unsigned)

[0] DDEMOD: 1: dual demodulation mode. The two input streams are processed 0: single demodulation mode. Only the priority input stream is processed (unsigned)

# LDPCERRx

	7	6	5	4	3	2	1	0
LDPCERR1			Lſ	DPC_ERRORS_	_COUNTER[15	:8]		
LDPCERR0			L	DPC_ERRORS	_COUNTER[7:	0]		
				F	3			

**Address:** 0xFA96(x=1), 0xFA97(x=0)

**Description:** LDPC error counter

[7:0] LDPC\_ERRORS\_COUNTER: counter value = number of errors corrected by the LDPC decoder on the current output frame (unsigned)

218/246 8073291 Rev F



BCHERR BCH error

7	6	5	4	3	2	1	0
	RESERVED		ERRORFLAG		BCH_ERROF	RS_COUNTER	
	R		R			R	

Address: 0xFA98

**Type:** R **Reset:** 0x0

**Description:** BCH error

[4] ERRORFLAG: Comparison flag between the bch\_errors\_counter value and the corrected error number. If the GENCFG.2 bit is set to 1, the flag is valid for the current frame but available when the last output byte, otherwise, it is valid for the previous frame. (unsigned)

[3:0] BCH\_ERRORS\_COUNTER: BCH error number location polynomial degree for the current output frame.

Max values are 0xA = d10 for 2/3 and 5/6 coderates, 0x8 = d8 for 8/9 and 9/10 coderates, 0xC = d12 for all others (unsigned)

Downloaded from Arrow.com.

# 17.9 TS register descriptions

#### **TSSTATEM**

# Configuration of merger-hardware stream line 1

7	6	5	4	3	2	1	0
TSDIL_ON	RESERVED	TSRS_ON	TSDESCRAMB_ON	TSFRAME_MODE	TS_DISABLE	RESERVED	TSOUT_NOSYNC
R/W	R	R/W	R/W	R/W	R/W	R	R/W

Address: 0xF570

Type: R/W Reset: 0xF0

**Description:** Configuration of merger-hardware stream line 1

[7] TSDIL\_ON: use of deinterleaver (active in DVBS1 and Legacy DTV only):

- 1: deinterleaver active if authorized.
- 0: inactive. (unsigned)
- [5] TSRS\_ON: use of Reed-Solomon decoder (active in DVBS1 and Legacy DTV only) if tsskiprs on = 0:
  - 1: decode and correct the data flow
  - 0: decode but do not correct (unsigned)
- [4] TSDESCRAMB\_ON: use of descrambler (active in DVBS1 only) if tsskiprs\_on=0 and if TSSTATUS2/scrambdetect=1 (scrambling type DVBS1 has been detected):
  - 1: descramble the data flow
  - 0: do not descramble (even if scrambling is detected) (unsigned)
- [3] TSFRAME\_MODE: (read only)
  - 1: data flow in frame mode
  - 0: data flow in packet mode (unsigned)
- [2] TS\_DISABLE: disable line
  - 1: the line is stopped, nothing outputs.
  - 0: normal function (unsigned)
- [0] TSOUT\_NOSYNC: output controls

In packet modes ISSYI, NPD:

- 1: hysteresis mode authortized at power up
- 0: immediate output of all ready packets or frames

Other modes (packet or frame):

- 1: integrated circuit latency regulation
- 0: immediate output of all ready packets or frames (unsigned)



#### **TSCFGH**

# Configuration of merger-hardware stream line 1

7	6	5	4	3	2	1	0	
TSFIFO_DVBCI	TSFIFO_SERIAL	TSFIFO_TEIUPDATE	TSFIFO_DUTY50	TSFIFO_HSGNLOUT	TSFIFO_ERRMODE		RST_HWARE	
R/W	R/W	R/W	R/W	R/W	R/W		R/W	l

 Address:
 0xF572

 Type:
 R/W

 Reset:
 0x0

**Description:** Configuration of merger-hardware stream line 1

- [7] TSFIFO\_DVBCI: treatment of the signals CLKOUT and Data/Parity
  - 1: mode DVB-CI: CLKOUT continuous, D/P indicates the data pulses
  - 0: normal mode: a CLKOUT pulse with each data, CLKOUT off if no data,  $\ensuremath{\mathsf{D/P}}$  remains punctured

In order to avoid a "hole" on D/P, there are 3 equivalent solutions:

- -do not connect it
- -program TSCFGL/tsfifo\_dpunact = 1
- -deprogram the associated GPIO (unsigned)
- [6] TSFIFO\_SERIAL: 1: serial output: note the restriction to 135 Mbit/s.0: parallel output, up to 270 Mbit/s. (unsigned)
- [5] TSFIFO\_TEIUPDATE: MPEG packets only (TSSTATEL/tsdss\_packet=0)
  - 1: update of TEI bit in accordance with the output ERROR signal. (unsigned)
- [4] TSFIFO\_DUTY50: CLKOUT signal duty cycle:
  - 1: guarantees 50% but causes larger granularity on the available frequencies.
  - 0: maximum granularity on the available frequences, but duty cycle not guaranteed (though always as close as possile to 50%). (unsigned)
- [3] TSFIFO\_HSGNLOUT: Header signalling
  - 1: output the 16 byte Header Signaling.
  - 0: no header output. (unsigned)
- [2:1] TSFIFO\_ERRMODE: treatment of ERROR signal:

00: ERROR label the packets or frames in error.

01: ERROR = 0

The false packets or frames are deleted before being output.

10: ERROR = start of frame byte indicator (packet mode)

ERROR = start of packet byte indicator (frame mode)

The false packets or frames are deleted before being output.

11: ERROR = reference start of frame of the latency regulation.

The false packets or frames are deleted before being output. (unsigned)

[0] RST\_HWARE: 1: reset of Merger/HWare Stream line 1. (unsigned)



#### **TSCFGM**

# Configuration of merger-hardware stream line 1

7 6	5	4	3	2	1	0	
TSFIFO_MANSPEED	TSFIFO_PERMDATA		RESERVED		TSFIFO_DPUNACT	TSFIFO_INVDATA	
R/W	R/W		R		R/W	R/W	ı

 Address:
 0xF573

 Type:
 R/W

 Reset:
 0x0

**Description:** Configuration of merger-hardware stream line 1

[7:6] TSFIFO\_MANSPEED: CLKOUT frequency processing:

00: automatic calculation

01: automatic calculation while progressively keeping only the highest

frequency (for ACM).

10: automatic calculation of the instantaneous frequency without memorizing

the highest frequency found.

11: manual (unsigned)

[5] TSFIFO\_PERMDATA: (active in serial and parallel)

1: switch DATA7<->DATA0 (unsigned)

[1] TSFIFO\_DPUNACT: 1: disactivate D/P (unsigned)

[0] TSFIFO\_INVDATA: 1: inverse DATA7..0 (unsigned)

#### **TSCFGL**

# Configuration of merger-hardware stream line 1

7	6	5	4	3	2	1	0
TSPFO BCLKDEL1CK		accw acaanca		TSFIFO_NSGNL2DATA	TSFIFO_EMBINDVB		TSFIFO_BITSPEED
R/W		R/	W	R/W	R/W	R	/W

 Address:
 0xF574

 Type:
 R/W

 Reset:
 0x20

222/246 8073291 Rev F



**Description:** Configuration of merger-hardware stream line 1

[7:6] TSFIFO\_BCLKDEL1CK: 270 MHz delay cycle on CLKOUT with respect to other signals (STROUT, D/P, ERROR, DATA7..0)

00: (0) no delay

01: (+1) advance by one 270 MHz cycle 11: (-1) move back by one 270 MHz cycle

10: (-2) -- (unsigned)

[5:4] BCHERROR\_MODE: error packet construction

DVBS1/Legacy DTV (Reed-Solomon active):

00: RSerror

01: RSerror(+BBHeader)

10: RSerror (defaut)

11: RSerror(+BBHeader+BCHerror)

(Disable RSerror by TSSTATEM/tsrs\_on=0)

DVBS2 Packet mode:

00: nothing

01: CRC8pkt+BBHeader

10: CRC8pkt (default)

11: (CRC8pkt+BBHeader+)BCHerror

DVB-S2 frame mode:

00: BBHeader +CRC8pkt if frame is packetised

01: BBHeader

10: BBHeader (default)

+CRC8pkt if frame is packetised

+BCHerror if generic stream

11: (CRC8pkt+BBHeader+)BCHerror

Note in Generic Continuous Stream, CRC8pkt does not exist. (unsigned)

- [3] TSFIFO\_NSGNL2DATA: 1: D/P=0 during Signaling Header and Footer
  - 0: D/P=1 during Signaling Header and Footer (unsigned)
- [2] TSFIFO\_EMBINDVB: 1: load the short packets (Legacy DTV) in an MPEG packet (unsigned)
- [1:0] TSFIFO\_BITSPEED: Method of calculation of the bit rate, generating the packet rate and the frequency of the output clock, CLKOUT (TSSPEED/tsfifo\_outspeed). The result may be read in the register TSBITRATE.

00: automatic mode (default).

- In broadcast mode (CCM and VCM) (set by ACM bit in MATYPE) bit rate calculated using 0b10 below (note: not valid when using MIS).
- For modes when NPD, ACM or MIS is selected. See 0b11 below.
- 01: Manual mode. The value written in TSBITRATE is the value used to calculate the packet rate and CLKOUT.
- 10: Symbol rate mode: Output clock rate (bit rate) is calculated from symbol rate and MODCOD using the table 13 in EN302307v1.1.1. The results are not smoothed (change with DFL, PLFRAME length of each frame) but are perfectly exact in the space of a frame.
- 11: Pragmatic smoothing mode: The TSBITRATE is calculated from the long term average of bits leaving the packet delineator. The incoming frames must arrive regularly for this mode to work effectively. The register TSDLYSET/soffifo\_offset is used to define the mid-point load on the TS FIFO. (unsigned)



8073291 Rev F 223/246

#### **TSINSDELH**

# Insertion/deletion mask of output packet parts

7	6	5	4	3	2	1	0
TSDEL_SYNCBYTE	TSDEL_XXHEADER	TSDEL_BBHEADER	TSDEL_DATAFIELD	TSINSDEL_ISCR	TSINSDEL_NPD	TSINSDEL_RSPARITY	TSINSDEL_CRC8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address: 0xF576

**Type:** R/W **Reset:** 0x0

**Description:** Insertion/deletion mask of output packet parts

[7] TSDEL\_SYNCBYTE: (1 byte) deletion of synchro word. (unsigned)

[6] TSDEL\_XXHEADER: (3 bytes) deletion of Packet Header. (unsigned)

[5] TSDEL\_BBHEADER: frame mode only (10 bytes), deletion of BBHeader (unsigned)

[4] TSDEL\_DATAFIELD: deletion of the payload

Generic Continuous Stream: entire DATAFIELD

packet mode: packet payload

frame mode: packet payload (unsigned)

- [3] TSINSDEL\_ISCR: (2 or 3 bytes according to TSBUFSTAT2/tsiscr\_3bytes) output/deletion of ISCR field (if present). (unsigned)
- [2] TSINSDEL\_NPD: (1 byte) output/deletion of NPD byte (if present). (unsigned)
- [1] TSINSDEL\_RSPARITY: more specific to DVBS1/Legacy DTV (16 bytes), output/deletion of the Reed-Solomon part (if present). (unsigned)
- [0] TSINSDEL\_CRC8: (1 byte) output/deletion of CRC8 packet. (unsigned)

#### **TSDIVN**

# **Output frequency control**

/	6	5	4	3	2	1	0
TSFIFO_SPE	EDMODE			RESER	RVED		
R/V	V			R			

Address: 0xF579

Type: R/W

Reset: 0x3

577

#### **Description:** Output frequency control

[7:6] TSFIFO\_SPEEDMODE: Transport stream output speed mode contol

00: Classical mode

- Parallel: Fclkout = 4\*Mclk / tsfifo\_outspeed. Limited to tsfifo\_outspeed >= 12 (Fclkout < Mclk/3)
- Serial: Fclkout = 32\*Mclk / tsfifo\_outspeed. Limited to tsfifo\_outspeed >= 32 (Fclkout < Mclk)</li>
   01: Mantissa-Exponent mode.
- Parallel: Fclkout = 4\*Mclk / tsfifo\_outspeed[4:0] / 2^(2\*tsfifo\_outspeed[7:5])
- Serial: Fclkout = 32\*Mclk / tsfifo\_outspeed[4:0] / 2^(2\*tsfifo\_outspeed[7:5])
   10: divide by 32 mode:
- Parallel: Fclkout = Mclk / 8\*tsfifo\_outspeed. Limited totsfifo\_outspeed >= 4 (Fclkout < Mclk/32)
- Serial: Fclkout = Mclk / tsfifo\_outspeed. Limited to tsfifo\_outspeed >= 4 (Fclkout < Mclk/4)</li>
   11: -- (unsigned)

#### TSCFG4

# Stream merger line 1 hardware configuration

	7	6	5	4	3	2	1	0
	TSFIFO_TSS	SPEEDMODE			RESE	RVED		
Γ	R	/W			F	₹		

 Address:
 0xF57A

 Type:
 R/W

 Reset:
 0x0

**Description:** Stream merger line 1 hardware configuration

[7:6] TSFIFO\_TSSPEEDMODE: Method of calculating TSSPEED/tsfifo\_outspeed:

11: "instantaneous" mode, tsfifo\_outspeed is the instantaneous value of the bit or byte currently running. This is appropriate for variable rate streams (e.g ACM with the output of all MODCODS and latency regulation turned off)

10: "Smoothed" mode, tsfifo\_outspeed is smoothed (temporal averaging) over a large number of frames.

Ideal for CCM modes and where smoothing is useful (NPD, ISSYI).

00: "automatic" mode, selects the best mode.

"smoothed" mode when: CCM, NPD and or ISSYI, MIS;


"instantaneous" mode when: ACM non NPD, ISSYI or MIS, latency regulation is off (TSSTATEM/tsout\_nosync=1), external packet/frame synchronisation

(TSSYNC/tsfifo\_syncmode=10) mode, frame output mode or Generic Stream mode.

01: -- (unsigned)

#### **TSSPEED**

#### **CLKOUT** frequency



Address: 0xF580

Type: R/W

Reset: Undefined



8073291 Rev F

225/246

**Description:** See the field TSDIVN/tsfifo\_speedmode for TSSPEED calculation mode.

See the field TSCFG4/tsfifo\_tsspeedmode for TSSPEED update mode.

[7:0] TSFIFO\_OUTSPEED: stream output frequency.

There are three modes for calculating outspeed depending on the configuration of TSDIVN/tsfifo\_speedmode.

00: Legacy calculation mode:

Parallel: Fclkout = 4\*Mclk / tsfifo\_outspeed

Limited to tsfifo\_outspeed >= 12 (Fclkout < Mclk/3)

Serial: Fclkout = 32\*Mclk / tsfifo\_outspeed

Limited to tsfifo\_outspeed >= 32 (Fclkout < Mclk)

01: mantissa+exponant mode (internal value on 19 bits):

Parallel: Fclkout = 4\*Mclk / tsfifo\_outspeed[4:0] / 2^(2\*tsfifo\_outspeed[7:5])

Serial: Fclkout = 32\*Mclk / tsfifo\_outspeed[4:0] / 2^(2\*tsfifo\_outspeed[7:5])

10: division by 32 of the output speed.

Parallel: Fclkout = Mclk / 8\*tsfifo\_outspeed

Limited to tsfifo\_outspeed >= 4 (Fclkout < Mclk/32)

Serial: Fclkout = Mclk / tsfifo\_outspeed

Limited to tsfifo\_outspeed >= 4 (Fclkout < Mclk/4)

11: -- (unsigned)

#### **TSSTATUS**

Type:

Confidentia

#### Merger-hardware stream status

7	6	5	4	3	2	1	0	
TSFIFO_LINEOK	TSFIFO_ERROR			RESERVED			DIL_READY	
R	R			R			R	İ

Address: 0xF581

Reset: Undefined

**Description:** Merger-hardware stream status

R

[7] TSFIFO\_LINEOK: inverse of the ERROR signal:

1: the ERROR signal is currently at 0

-> no packets with errors at the moment

-> line OK (unsigned)

[6] TSFIFO\_ERROR: stored value of the ERROR signal

1: a packet in error has passed since the last I2C reading of TSSTATUS. Automatically reset to 0 after an I2C read (read put to 0 on a read,unsigned)

[0] DIL\_READY: 1: the output FIFO contains data

0: it is empty or does not contain enough data (unsigned)

**577** 

#### **TSSTATUS2**

# Additional status of merger-hardware stream

7	6	5	4	3	2	1	0
TSFIFO_DEMODSEL	TSFIFOSPEED_STORE	DILXX_RESET	TSSERIAL_IMPOS	RESERVED		SCRAMBDETECT	RESERVED
R/W	R/W	R/W	R/W	R		R/W	R

Address: 0xF582 Type: R/W

Reset: Undefined

**Description:** Additional status of merger-hardware stream

[7] TSFIFO\_DEMODSEL: signal source:

1: demodulator 2

0: demodulator 1 (unsigned)

[6] TSFIFOSPEED\_STORE: 1: a CLKOUT speed change event (TSSPEED.tsfifo\_outspeed) has occurred

Reset to 0 by an I2C write (read put to 0 on a write, unsigned)

[5] DILXX\_RESET: 1: a FIFO or deinterleaver DVBS1 reset has occurred. There was a break in the data flow.

Reset to 0 by an I2C write (read put to 0 on a write, unsigned)

- [4] TSSERIAL\_IMPOS: 1: throughput too high for a serial transmission (unsigned)
- [1] SCRAMBDETECT: in DVBS1 only

1: detection (stable) of inverse synchro word, indicating the presence of DVBS1 scrambling. (unsigned)

#### **TSBITRATE1**

#### Observation of raw bit rate

7	6	5	4	3	2	1	0		
	TSFIFO_BITRATE[15:8]								
	R/W								

Address: 0xF583

Type: R/W

Reset: Undefined

**Description:** Observation of raw bit rate

[7:0] TSFIFO\_BITRATE: Bit rate = Mclk \* tsfifo\_bitrate / 16384

It is possible to write in this register to reinitialize the bit rate calculation. (unsigned)

47/

8073291 Rev F

227/246

Downloaded from Arrow.com.

Registers STV0903BAC

# **TSBITRATE0**

# Observation of raw bit rate

7 6 5 4 3 2 1 0

TSFIFO\_BITRATE[7:0]

R/W

Address: 0xF584

Type: R/W

Reset: Undefined

**Description:** Observation of raw bit rate

[7:0] TSFIFO\_BITRATE: Bit rate = Mclk \* tsfifo\_bitrate / 16384

It is possible to write in this register to reinitialize the bit rate calculation. (unsigned)

228/246 8073291 Rev F



Information classified Confidential - Do not copy (See last page for obligations)

STV0903BAC Registers

#### **ERRCTRL1**

# **Configuration of error counter 1**

 7
 6
 5
 4
 3
 2
 1
 0

 ERR\_SOURCE1
 RESERVED
 NUM\_EVENT1

 R/W
 R
 R/W

 Address:
 0xF598

 Type:
 R/W

 Reset:
 0x35

**Description:** Configuration of error counter 1

[7:4] ERR\_SOURCE1: measurement unit (byte, packet, frame..), decimal point location, measurement point

by mode (S1 or S2)

example: for option 0000, measurement unit is in bytes, the measurement value = Reg\_value/ 2^19

and this option measures DVBS1 demod errors only.

0000: byte 19 Demod bit errors (S1) 0001: frame 7 ldpc\_errnbr (S2), LDPC errors

frame 15 regerr (S1), Viterbi errors

0010: frame 19 bch\_errnbr (S2), BCH errors

byte 23 Viterbi (ReedSolo) bit error (S1) 0011: frame 23 bch\_error\_flag (S2)

packet 23 Viterbi (ReedSolo) byte error (S1)

0100: Mck / 4K 23 Frame Rate LDPC

0101: frame 23 bbheader\_error (S2)

byte 23 Viterbi (ReedSolo) bit error ~BER (S1)

0110: packet 23 CRC-8 packet (S2)

byte 23 Viterbi (ReedSolo) byte error ~BER (S1) 0111: byte 23 Viterbi (ReedSolo) bit error BER (S1)

1000: byte 23 Viterbi (ReedSolo) byte error BER (S1) 1001: packet 23 Viterbi (ReedSolo) packet error (S1)

1010: packet 19 Viterbi (ReedSolo) packet error nbr (S1)

1011: frame 23 bad\_dfl+syncd\_up\_dfl (S2) 1100: packet 23 TS error count, packet error final

1101: Mck/4K 7 TS FIFO

1110: frame 7 DFL

1111: Mck/512 23 Packet Rate

Notes:

- (S2): only in DVBS2; (S1): only in DVBS1/Legacy DTV

-errcpt\_size: counting unit

-byte: bytes

-packet: packets

-frame: frames

-Mck/512: Master clock/512

-Mck/4K: Master clock/4096 (unsigned) (unsigned)

[2:0] NUM\_EVENT1: time constant

000: count mode (WITH reset of counter upon reading)

001: count mode (WITHOUT reset of counter upon reading)

The reset to 0 is achieved by writing (any value)

in any of the 3 bytes of ERRCNT12/11/10.

byte packet frame

010: 2^14 2^8 2^4

011: 2^16 2^10 2^6 | rate modes

100: 2^18 2^12 2^8 | 101: 2^20 2^14 2^10 | 110: 2^22 2^16 2^12 /

111: ---- average mode --- (unsigned)



8073291 Rev F 229/246

#### ERRCNT12

#### **Result of error counter 1**

7	6	5	4	3	2	1	0
ERRCNT1_OLDVALUE				ERR_CNT1[22:16]			
R				R/W			

 Address:
 0xF599

 Type:
 R/W

Reset: Undefined

**Description:** Result of error counter 1

[7] ERRCNT1\_OLDVALUE: validity of the information read

1: this value is old and has already been read by I2C. Do not use it.

0: new value (read put to 0 on a read,unsigned)

[6:0] ERR\_CNT1: result of counting (read put to 0 on a write,unsigned)

#### **ERRCNT11**

#### Result of error counter 1

7	6	5	4	3	2	1	0	
ERR_CNT1[15:8]								
R/W								

Address: 0xF59A Type: R/W

Reset: Undefined

**Description:** Result of error counter 1

[7:0] ERR\_CNT1: result of counting (read put to 0 on a write, unsigned)

## **ERRCNT10**

## **Result of error counter 1**

7	6	5	4	3	2	1	0	
ERR_CNT1[7:0]								
			R	R/W				

Address: 0xF59B Type: R/W

Reset: Undefined

**Description:** Result of error counter 1

[7:0] ERR\_CNT1: result of counting (read put to 0 on a write, unsigned)

230/246 8073291 Rev F



#### **ERRCTRL2**

# **Configuration of error counter 2**

7	6	5	4	3	2	1	0	
	ERR_SC	OURCE2		RESERVED	NUM_EVENT2			
R/W				R		R/W		

 Address:
 0xF59C

 Type:
 R/W

 Reset:
 0xC1

**Description:** Configuration of error counter 2

[7:4] ERR\_SOURCE2: measuring point (unsigned)[2:0] NUM\_EVENT2: time constant (unsigned)

# **ERRCNT22**

# **Result of error counter 2**

7	6	5	4	3	2	1	0
ERRCNT2_OLDVALUE				ERR_CNT2[22:16]			
R				R/W			

Address: 0xF59D Type: R/W

Reset: Undefined

**Description:** Result of error counter 2

[7] ERRCNT2\_OLDVALUE: validity of the information read (read put to 0 on a read,unsigned)

[6:0] ERR\_CNT2: result of counting (read put to 0 on a write, unsigned)

#### **ERRCNT21**

#### **Result of error counter 2**

7	6	5	4	3	2	1	0
			ERR_C	NT2[15:8]			
			R	/W			

Address: 0xF59E Type: R/W

Reset: Undefined

**Description:** Result of error counter 2

[7:0] ERR\_CNT2: result of counting (read put to 0 on a write, unsigned)



8073291 Rev F

231/246

Information classified Confidential - Do not copy (See last page for obligations)

Registers STV0903BAC

#### **ERRCNT20**

#### **Result of error counter 2**

7 6 5 4 3 2 1 0

ERR\_CNT2[7:0]

R/W

Address: 0xF59F Type: R/W

Reset: Undefined

**Description:** Result of error counter 2

[7:0] ERR\_CNT2: result of counting (read put to 0 on a write, unsigned)

#### **FECSPY**

# FEC spy configuration

7	6	5	4	3	2	1	0
SPY_ENABLE	NO_SYNCBYTE	SERIAL_MODE	UNUSUAL_PACKET	BERMETER_DATAMODE	RESERVED	BERMETER_LMODE	BERMETER_RESET
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

 Address:
 0xF5A0

 Type:
 R/W

 Reset:
 0x80

**Description:** FEC spy configuration

- [7] SPY\_ENABLE: operational state of the spy
  - 1: functioning
  - 0: stopped/reset
  - To completely reset the spy, simply write a 0 on this bit. (unsigned)
- [6] NO\_SYNCBYTE: (read only)
  - 1: no synchro word in the data flow (DVBS2 only). (unsigned)
- [5] SERIAL\_MODE: (read only)
  - 1: serial flow
  - 0: parallel flow (unsigned)
- [4] UNUSUAL\_PACKET: (read only)
  - 1: non-MPEG and non-Legacy DTV packet mode (the packet length is no longer verified, and the synchro word, if present, is no longer verified).
  - 0: MPEG or Legacy DTV packet mode (packet length and synchro word verified). (unsigned)
- [3] BERMETER\_DATAMODE: bermeter\_datamode
  - 0: bit error rate
  - 1: packet error rate (unsigned)
- [1] BERMETER\_LMODE: 1: BER/PER long mode (fbermeter\_cpt measured over 2^48 bytes) 0: BER/PER normal mode (fbermeter\_cpt measured over 2^40 bytes) (unsigned)
- [0] BERMETER\_RESET: stop/reset of BER/PER only (not of FEC Spy)
  - 1: freeze the BER/PER Meter.
    - A return to 0 will provoke a reset of the BER/PER meter.
  - 0: the BER/PER is running (if spy\_enable=1) (unsigned)

232/246 8073291 Rev F



#### **FSPYCFG**

# **FEC** spy configuration

7 6	5	4	3 2	1 0
FECSPY_INPUT	RST_ON_ERROR	ONE_SHOT	I2C_MODE	SPY_HYSTERESIS
R/W	R/W	R/W	R/W	R/W

Address: 0xF5A1

Type: R/W Reset: 0x2C

**Description:** FEC spy configuration

[7:6] FECSPY\_INPUT: measured signal source

00: output of line 1

01: debug, FIFO 1 output or Reed-Solomon decoder line 1 according to

TSTTS/tstts\_fspybefrs bit (DVBS1/Legacy DTV only).

10: debug, Viterbi decoder 1 output

11: Return Channel Line output (unsigned)

[5] RST\_ON\_ERROR: impact of an error detection

1: The FEC Spy searches a number of adjoining good packets.

0: The FEC Spy will give the global number of good packets. To obtain a ratio of good packets. (unsigned)

[4] ONE\_SHOT: 1: stop once the operation is finished. Relaunch the FEC Spy by a positive edge on FECSPY.spy\_enable.

0: the FEC Spy continuously restarts the test once finished. (unsigned)

[3:2] I2C\_MODE: FEC Spy general function mode

00: reserved.

01: reserved.

10: reserved.

11: BER/PER Meter mode. FPACKCNT.fpacket\_counter contains the previous result. The output signals represent the previous result. The BER/PER Meter is master of FEC Spy synchro. (unsigned)

[1:0] SPY\_HYSTERESIS: number of packets measured for each test session

00: a test lasts 255 packets (maximum). FSTATUS/valid\_sim=1 after 128 good packets.

01: a test lasts 511 packets (maximum). FSTATUS/valid\_sim=1 after 255 good packets. WARNING: consider saturation on the GOODPACK and PACKCNT registers.

10: a test lasts 63 packets (maximum). FSTATUS/valid\_sim=1 after 32 good packets.

11: a test lasts 127 packets (maximum). FSTATUS/valid\_sim=1 after 64 good packets. (unsigned)



#### **FSPYDATA**

Confidentia

# **Tested packet contents**

7	6	5	4	3	2	1	0
SPY_STUFFING	RESERVED	SPY_CNULLPKT			SPY_OUTDATA_MODE		
R/W	R	R/W			R/W		

Address: 0xF5A2 R/W Type: 0x3A Reset:

Description: Tested packet contents.

> [7] SPY\_STUFFING: 1: indicate the possible presence of stuffing packets to the FEC Spy. They will be specifically analyzed as stuffing packets.
> 0: all packets must be analyzed in the same way. (unsigned)

```
[5] SPY_CNULLPKT: presence of Packet Header
          1: Null TS Packet mode,
        1 synchro word:
        DVB: 47
        DirecTV: 1D
3 Packet Header bytes:
        DVB: 1F,FE/FF,10
        DirecTV: A0/20,00/01,04
        184 payload bytes for an MPEG packet.
        127 payload bytes for a Legacy DTV packet.
0: Non TS Packet mode
        1 synchro word
        DVB: 47
        DirecTV: 1D
        187 payload bytes for an MPEG packet.
        130 payload bytes for a Legacy DTV packet. (unsigned)
[4:0] SPY_OUTDATA_MODE: form and type of data that the spy must expect to confirm:
          43.210
          00.000: no content verification, simply the form
          00.001: Legacy DTV: auto increment, DVB (+others):auto decrement
          00.010: auto increment, rising
          00.011: auto decrement, falling 00.1xx: Toggling data:
```

00.100: 55/AA 00.101: 66/99 00.110: C3/3C 00.111: 00/FF 01.xxx: (Pseudo) Constants: 01.000: 00 01.001: 1 byte non null (value 0x01) every 256. 01.010: 55 01.011:66 01.100: 99 01.101: AA 01.110: Legacy DTV null packet (the official DTV stuffing packet).
01.111: FF (the official MEPG stuffing packet). 1x.xxx: PRBS modes: 10.000 6: X/6 + X/5 + 1 Validated on BER Meter 10.001 7: X/7 + X/6 + 1 Unknown on BER Meter 10.010 9: X/9 + X/5 + 1 Validated on BER Meter 10.011 10: X/10 + X/7 + 1 Unknown on BER Meter 10.100 11: X/11 + X/9 + 1 Validated on BER Meter 10.101 15: X^15 + X^14 + 1 NON Validated on BER Meter 10.110 15: X^15 + X^14 Validated on BER Meter 10.111 17: X^17 + X^14 + 1 Validated on BER Meter 11.000 20: X^20 + X^17 + 1 Validated on BER Meter 11.001 23: X^23 + X^18 + 1 NON Validated on BER Meter 11.010 23: X^23 + X^18 Validated on BER Meter 11.011 31: X^31 + X^28 + 1 Unknown on BER Meter 11.100 41: X^41 + X^3 + 1 11.101 49: X^49 + x^9 + 1

234/246 8073291 Rev F

11.110 -11.111 -- (unsigned)



Downloaded from Arrow.com.

#### **FSPYOUT**

# FEC spy miscellaneous configuration

7	6	5	4	3	2	1	0
FSPY_DIRECT		DEGEB/JED				STUFF_MODE	
R/W		F	₹			R/W	

 Address:
 0xF5A3

 Type:
 R/W

 Reset:
 0x7

**Description:** FEC spy miscellaneous configuration

[7] FSPY\_DIRECT: 1: raw output flow test (without the SGNL[1:0] pins). The signaling bytes (if present) may cause test failure.

0: provide the signaling indications to the FEC Spy. The signaling bytes (if present) will be removed from the test. (unsigned)

[2:0] STUFF\_MODE: payload description of a stuffing packet:

000: 0x00

001: DirecTV:auto increment, DVB (+others): auto decrement

010: (test bus)

011: Legacy DTV null packet (the official DTV stuffing packet).

100: PRBS 11 101: PRBS 15 110: PRBS 23

111: 0xFF (the official MEPG stuffing packet). (unsigned)



# FSTATUS FEC spy status

7	6	5	4	3	2	1	0
SPY_ENDSIM	VALID_SIM	FOUND_SIGNAL	DSS_SYNCBYTE		DECILIT CTATE		
R	R	R	R		F	3	

Address: 0xF5A4

Type: R

Reset: Undefined

**Description:** FEC spy status

[7] SPY\_ENDSIM: 1: test finished, the number of packets designated by FSPYCFG.spy\_hysteresis have been seen. (unsigned)

[6] VALID\_SIM: 1: test positive, there is the right number of good packets (see FSPYCFG.spy\_hysteresis). (unsigned)

[5] FOUND\_SIGNAL: 1: good packet

0: false packet (unsigned)

[4] DSS\_SYNCBYTE: 1: detection of Legacy DTV packets (syncbyte = 0x1D) (unsigned)

[3:0] RESULT\_STATE: status of work in progress

0000: no signal 0001: data correct

0010: warning, packet declared false by the ERROR signal

0011: error, packet false

0100: warning, detection of inverse synchro word DVBS1

0101: error, bad synchro word

0110: --

0111: error, packet too long

1000: --

1001: warning, packet correct but deconnected from previous

1010: warning, MPEG TEI bit at 1

1011: stuffing packet good

1100: warning, stuffing packet correct but deconnected from previous

1101: error, packet too short

1110: --

1111: -- (unsigned)



#### FBERCPT4

# **BER/PER** meter byte counter

FBERMETER\_CPT[39:32] R/W

Address: 0xF5A8 R/W Type:

Reset: Undefined

BER/PER meter byte counter **Description:** 

[7:0] FBERMETER\_CPT: BYTE counter or total packets

FECSPY.bermeter\_Imode = 1 -> multiply the counting by 256: this therefore becomes a 48-bit counter, of which the 8 LSBs are not visible. Ensure that the value in fbermeter\_cpt is big enough (and so waits long enough) so that the resulting imprecision becomes negligeable.

(read put to 0 on a write, unsigned)

#### FBERCPT3

# **BER/PER** meter byte counter

Information classified Confidential - Do not copy (See last page for obligations)

FBERMETER\_CPT[31:24] R/W

Address: 0xF5A9 Type: R/W

Reset: Undefined

BER/PER meter byte counter **Description:** 


[7:0] FBERMETER\_CPT: BYTE counter or total packets

FECSPY.bermeter\_Imode = 1 -> multiply the counting by 256: this therefore becomes a 48-bit counter, of which the 8 LSBs are not visible. Ensure that the value in fbermeter\_cpt is big enough (and so waits long enough) so that the resulting imprecision becomes negligeable.

(read put to 0 on a write, unsigned)

#### FBERCPT2

#### **BER/PER meter byte counter**



Address: 0xF5AA R/W Type:

Reset: Undefined

**Description:** BER/PER meter byte counter

[7:0] FBERMETER CPT: BYTE counter or total packets

FECSPY.bermeter Imode = 1 -> multiply the counting by 256: this therefore becomes a 48-bit counter, of which the 8 LSBs are not visible. Ensure that the value in fbermeter\_cpt is big enough (and so waits long enough) so that the resulting imprecision becomes negligeable.

(read put to 0 on a write, unsigned)



8073291 Rev F 237/246

Downloaded from Arrow.com.

#### FBERCPT1

# **BER/PER** meter byte counter

7 6 5 4 3 2 1 0

FBERMETER\_CPT[15:8]

R/W

Address: 0xF5AB

Type: R/W

Reset: Undefined

**Description:** BER/PER meter byte counter

[7:0] FBERMETER\_CPT: BYTE counter or total packets

FECSPY.bermeter\_Imode = 1 -> multiply the counting by 256: this therefore becomes a 48-bit counter, of which the 8 LSBs are not visible. Ensure that the value in fbermeter\_cpt is big enough (and so waits long enough) so that the resulting imprecision becomes negligeable.

(read put to 0 on a write, unsigned)

#### FBERCPT0

# **BER/PER** meter byte counter

7 6 5 4 3 2 1 0

FBERMETER\_CPT[7:0]

R/W

Address: 0xF5AC

Type: R/W

Reset: Undefined

**Description:** BER/PER meter byte counter

[7:0] FBERMETER\_CPT: BYTE counter or total packets

FECSPY.bermeter\_Imode = 1 -> multiply the counting by 256: this therefore becomes a 48-bit counter, of which the 8 LSBs are not visible. Ensure that the value in fbermeter\_cpt is big enough (and so waits long enough) so that the resulting imprecision becomes negligeable.

(read put to 0 on a write,unsigned)

577

239/246

STV0903BAC Registers

#### FBERERR2

#### **BER/PER** meter error bit counter

7 6 5 4 3 2 1 0

FBERMETER\_ERR[23:16]

R/W

Address: 0xF5AD Type: R/W

Reset: Undefined

**Description:** BER/PER meter error bit counter

[7:0] FBERMETER\_ERR: counter of BITs or packets in error

fbermeter\_err is not affected by FECSPY/bermeter\_lmode.

Important note:

Regardless of mode, fbermeter\_cpt and fbermeter\_err are read in coherence: reading register FBERCPT4 provokes a sampling of fbermeter\_cpt and fbermeter\_err in the register buffers. It is those register buffers that will be read as long as a new reading of the FBERCPT4 register has not been made.

In rate mode (FSPYBER/fspyber\_ctime different from 000 and 001), if a new measuring result arrives while a read is in progress (ie: FBERCPT4 has been read, but FBERERR0 has not yet been read), it will be lost.

Writing in any of the FBERCPT4..FBERCPT0 or FBERERR2..FBERERR0 registers at any time resets fbermeter\_cpt and fbermeter\_err to 0 (reset). This also resets FSPYOBS7..0 (the FEC Spy observer, see below). (read put to 0 on a write,unsigned)

#### FBERERR1

Confidentia

#### **BER/PER** meter error bit counter

7	6	5	4	3	2	1	0
			FBERMETE	R_ERR[15:8]	_	_	
	R/W						

Address: 0xF5AE

Type: R/W

Reset: Undefined

**Description:** BER/PER meter error bit counter

[7:0] FBERMETER\_ERR: counter of BITs or packets in error

fbermeter\_err is not affected by FECSPY/bermeter\_Imode.

Important note

Regardless of mode, fbermeter\_cpt and fbermeter\_err are read in coherence: reading register FBERCPT4 provokes a sampling of fbermeter\_cpt and fbermeter\_err in the register buffers. It is those register buffers that will be read as long as a new reading of the FBERCPT4 register has not been made.

In rate mode (FSPYBER/fspyber\_ctime different from 000 and 001), if a new measuring result arrives while a read is in progress (ie: FBERCPT4 has been read, but FBERERR0 has not yet been read), it will be lost.

Writing in any of the FBERCPT4..FBERCPT0 or FBERERR2..FBERERR0 registers at any time resets fbermeter\_cpt and fbermeter\_err to 0 (reset). This also resets FSPYOBS7..0 (the FEC Spy observer, see below). (read put to 0 on a write,unsigned)

47/

8073291 Rev F

Downloaded from Arrow.com.

#### FBERERR0

#### **BER/PER** meter error bit counter

7 6 5 4 3 2 1 0

FBERMETER\_ERR[7:0]

R/W

Address: 0xF5AF

Type: R/W

Reset: Undefined

**Description:** BER/PER meter error bit counter

[7:0] FBERMETER\_ERR: counter of BITs or packets in error

fbermeter\_err is not affected by FECSPY/bermeter\_lmode.

Important note:

Regardless of mode, fbermeter\_cpt and fbermeter\_err are read in coherence: reading register FBERCPT4 provokes a sampling of fbermeter\_cpt and fbermeter\_err in the register buffers. It is those register buffers that will be read as long as a new reading of the FBERCPT4 register has not been made.

In rate mode (FSPYBER/fspyber\_ctime different from 000 and 001), if a new measuring result arrives while a read is in progress (ie: FBERCPT4 has been read, but FBERERR0 has not yet been read), it will be lost.

Writing in any of the FBERCPT4..FBERCPT0 or FBERERR2..FBERERR0 registers at any time resets fbermeter\_cpt and fbermeter\_err to 0 (reset). This also resets FSPYOBS7..0 (the FEC Spy observer, see below). (read put to 0 on a write,unsigned)

Confidential

47/

#### **FSPYBER**

# **BER/PER meter configuration**

7	6	5	4	3	2	1	0
	RESERVED		FSPYBER_SYNCBYTE	FSPYBER_UNSYNC		FSPYBER_CTIME	
	R		R/W	R/W		R/W	

Address: 0xF5B2

**Type:** R/W **Reset:** 0x10

**Description:** BER/PER meter configuration

[4] FSPYBER\_SYNCBYTE: 1: reset of BER/PER Meter if error on synchro word and if result\_state = 0x7 or 0xD (that is, packet too short or too long). (unsigned)

[3] FSPYBER\_UNSYNC: 1: reset of BER/PER Meter if desynchronization

0: no reset, wait for it to come back by itself (unsigned)

[2:0] FSPYBER\_CTIME: BER/PER measuring time

000: counting the error bits or packets to infinity

001: reserved

010: measure on 2^16 bytes 2^9 packets 011: measure on 2^18 bytes 2^11 packets 100: measure on 2^20 bytes 2^13 packets 101: measure on 2^22 bytes 2^15 packets 110: measure on 2^34 bytes 2^17 packets 111: measure on 2^26 bytes 2^19 packets

The FECSPY.bermeter\_Imode = 1 mode adds 8 to the exponent. (unsigned)

#### RCCFG2

# Configuration of the merger-hardware stream return channel line

7 6 5 4 3 2 1 0 R/W

 Address:
 0xF600

 Type:
 R/W

 Reset:
 0x20

**Description:** Configuration of the merger-hardware stream return channel line

**57** 

8073291 Rev F

241/246

#### **TSGENERAL**

# General configuration of the stream merger hardware

7	6	5	4	3	2	1	0
	RESERVED			MUXSTREAM_OUTMODE	TSFIFO_PERMPARAL		RESERVED
	F	3		R/W	R/V	1	R

 Address:
 0xF630

 Type:
 R/W

 Reset:
 0x0

**Description:** General configuration of the stream merger hardware

[3] MUXSTREAM\_OUTMODE: 1: the lines 1, 2 and RC ore connected to the transport steams according to tsfifo\_permparal.

0: the outputs are routed as follows

Line 1 -> TS3 Line 2 -> TS2

RC line -> TS1 (unsigned)

[2:1] TSFIFO\_PERMPARAL: parallel bus allocation=.

00 Line1 -> TS3, Line 2 -> TS2, RC Line -> TS1 01 Line1 -> TS2, Line 2 -> TS3, RC Line -> TS1

10 Line1 -> TS1, Line 2 -> TS2, RC Line -> TS3

11 Line1 -> TS3, Line 2 -> TS2, Parallel bits D63..D03 common (Muxmode). (unsigned)

577

242/246 8073291 Rev F

# Information classified Confidential - Do not copy (See last page for obligations)

# 17.10 TST register descriptions

TSTRES0 Test reset control 0

7	6	5	4	3	2	1	0
FRESFEC				RESERVED			
R/W				R			

 Address:
 0xFF11

 Type:
 R/W

 Reset:
 0x0

**Description:** Test reset control 0

[7] FRESFEC: 1: force reset LDPC FEC (unsigned)

# TCTL4

7	6	5	4	3	2	1	0
RESERVED		PN4_SELECT			RESERVED		
R		R/W			R		

Address: 0xFF48

Type: R/W

Reset: 0x0

**Description:** 

Confidential

[5] PN4\_SELECT: Selection of phase noise derating factor list

1: PN4

0: PN1 (unsigned)



# **TSTDISRX**

# **Test DiSEqC Rx configuration**

7	6	5	4	3	2	1	0
	RESERVED			PIN_SELECT[2:2]		RESERVED	
	R	l		R/W		R	

 Address:
 0xFF67

 Type:
 R/W

 Reset:
 0x0

**Description:** Test DiSEqC Rx configuration

[3] PIN\_SELECT: Select DiSEqC n input pin and polarity.

00: Analog, DISEQCINn pin; 01: n=1 GPIO1. n=2 GPIO4. 10: Inverted analog, DISEQCINn pin 11: Inverted GPIO1/4 (unsigned) Information classified Confidential - Do not copy (See last page for obligations)

244/246 8073291 Rev F

# 18 Revision history

Table 42. Document revision history

Date	Revision	Changes
Jul-2007	Α	Initial release.
Feb-2008	В	New process (CMOS80), Overview, JTAG, Electrical spec and register list sections updated.
Apr-2008	С	Overview, electrical spec, package and register list sections updated.
12-Dec-2008	D	Updated <i>Table 3 on page 10</i> for generic stream capability support updated text for environmentally-friendly packaging <i>on page 75</i> Updated register <i>DMDCFGMD on page 132</i> Added register <i>DMDT0M on page 134</i> , Added tuner registers (TNRxxx) to <i>Section 17.6 on page 190</i> .
21-Apr-09 E		STV0903BAB (cut 2.0) full data sheet release The words 'preliminary data' removed from cover page. No other change.
04-May-09	F	1.2 - new datasheet versions mentioned. 1.2 - rate claims revised (1 to 45Mbaud in S2, 1 to 62Mbaud in S). 1.3 - table 2. Reference to parallel Mux stream removed. Table 3. Footnote concerning bugged ISSYI removed. Issyi -> yes. Dummy frame insertion -> Yes. 2, 3, 4 - no change 5-Demod, Many minor updates. AEP section revised. 6.0- DVB-S1 FEC. No change 7.0-DVB-S2 FEC. 7.5.7 BCH check added 8, 9, 10 TS, DiSEqC and FSK. No change 11.3 - GPIO: STREAM_STATUS bits updated in table 17. Table 18 added. 12 IRQ. No change. 13: JTAG identifiers updated for cut 3.0. 14: Elec spec. No change 15 Package. No change 16 Appli: No change. 17.0-Register list regenerated and revised (applicable to cut 3.0 only). 18.0 Rev history: Rev F changes are added.

#### **CONFIDENTIALITY OBLIGATIONS:**

This document contains sensitive information.

Its distribution is subject to the signature of an Non-Disclosure Agreement (NDA).

It is classified "CONFIDENTIAL".

At all times you should comply with the following security rules (Refer to NDA for detailed obligations):

Do not copy or reproduce all or part of this document

Keep this document locked away

Further copies can be provided on a "need to know basis", please contact your local ST sales office.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

246/246 8073291 Rev F



Confidentia