



	1	2	3	4
A				
B				
C				
D	TinyClock			

CONFIDENTIAL			Project Name: TinyClock		
Title <i>Preamble</i>			Weistek Engineering		
Size: 11x17	Number: 0.2	Revision: 0.2			
Variant: [No Variations]		Sheet 1 of 1			
Date: 4/27/2018	Time: 10:16:02 PM	File: Preamble.SchDoc			
Engineer(s):					


MICROCONTROLLER




ALARM




ICSP PROG HEADER



UART DEBUG



Tx/Rx Single Pin



CONFIDENTIAL

Project Name: TinyClock

Title <i>Micro Controller ATtiny84</i>			Weistek Engineering
Size: 11x17	Number: 0.2	Revision: 0.2	
Variant: [No Variations]		Sheet 2 of 1	
Date: 4/27/2018	Time: 10:16:02 PM	File: Microcontroller_ATTINY84.SchDoc	
Engineer(s):			


Date
MM/DD/YYYY

4/27/2018


Revision

0.2

USER INPUT



CONFIDENTIAL			Project Name: TinyClock		
Title <i>Inputs</i>			Weistek Engineering		
Size: 11x17	Number: 0.2	Revision: 0.2			
Variant: [No Variations]		Sheet 4 of 1			
Date: 4/27/2018	Time: 10:16:02 PM	File: Inputs.SchDoc			
Engineer(s):					



CONFIDENTIAL

Project Name: TinyClock

Title **Multiplexer 74HC595**

Weistek Engineering

Size: 11x17	Number:0.2	Revision:0.2
-------------	------------	--------------

Variant: [No Variations]	Sheet 5 of 1
--------------------------	--------------

Date: 4/27/2018	Time: 10:16:02 PM	File: Multiplex_74HC595.SchDoc
-----------------	-------------------	--------------------------------

Engineer(s):

A

A

B

B

C

C

D


D

CONFIDENTIAL


Project Name: TinyClock

Title Display HP QDSP-6064			Weistek Engineering
Size: 11x17	Number: 0.2	Revision: 0.2	
Variant: [No Variations]		Sheet 6 of 1	
Date: 4/27/2018	Time: 10:16:02 PM	File: Display_HP QDSP-6064.SchDoc	
Engineer(s):			

POWER INPUT



+5V0



CONFIDENTIAL

Project Name: TinyClock

Title Power			Weistek Engineering	
Size: 11x17	Number: 0.2	Revision: 0.2		
Variant: [No Variations]		Sheet 7 of 1		
Date: 4/27/2018	Time: 10:16:02 PM	File: Power.SchDoc		
Engineer(s):				