










Rev.	Description	CO Number	Date	Approved By	Checked By
2	Alpha 2 Prototype	00001	09/01/2015	JJW	BEH
3	Beta 3 Prototype	00007	04/26/2016	JJW	BEH
4	Gamma 4 Prototype	00010	07/11/2016	JJW	BEH
4.1	snickerdoodle blue	00014	10/25/2016	JJW	BEH
4.11	Layout corrections	000xx	1/10/2018	JJW	BEH

Power/JTAG/SWD/BT Audio/I2C/DAC/ADC



Assembly	Part Number
15081800/01-22	TFM-115-01-F-D-A
15081800/02-22	SFM-115-L3-F-D-A
15081800/03-22	TFM-115-01-F-D-A
15081800/04-22	SFM-115-L3-F-D-A
15081800/05-22	TFM-115-01-F-D-A
15081800/06-22	SFM-115-L3-F-D-A
15081800/07-22	SFM-115-L3-F-D-A
15081800/08-22	SFM-115-L3-F-D-A
15081800/09-22	TFM-115-01-F-D-A
15081800/10-22	SFM-115-L3-F-D-A

Layout Note: CON_DP and CON_DM form a 90 ohm differential pair.



Minimum Trace Ratings	
Orange	6000mA
Red	4000mA
Green	2000mA
Purple	1000mA
Blue	200mA

Minimum Plane Ratings	
+VIN	4000mA
+3.3V	4000mA
+1.8V	2000mA
+3.3V_VDDIO2	4000mA
+1.0V_CORE	6000mA
+1.8V_AUX	2000mA
+1.2V_LPDDR	2000mA
+3.3V_VIO	4000mA



krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857

TITLE		
snickerdoodle FPGA Module		
PATH /		
DESCRIPTION		
Top Level Block Diagram		
NAME	DATE	
DRAWN BY J. Weatherbee	08/17/2015	
CHECKED BY B. Hammond	11/23/2015	
APPROVED BY J. Weatherbee	11/23/2015	
SIZE	DRAWING NO.	REV
B	15081800-01	4.11
SHEET 1		of 30



Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

Warning: snickerdoodle rev 3 and earlier have 1.8V on pin 1 and an unconnected pin 3. Please confirm compatibility of 3.3V default on pin 1 and 1.8V on pin 3 prior to connection of external hardware.

J3 Option Table


Assembly	Part Number
15081800/01-22	TFM-120-01-F-D-A
15081800/02-22	SFM-120-L3-F-D-A
15081800/03-22	TFM-120-01-F-D-A
15081800/04-22	SFM-120-L3-F-D-A
15081800/05-22	TFM-120-01-F-D-A
15081800/06-22	SFM-120-L3-F-D-A
15081800/07-22	SFM-120-L3-F-D-A
15081800/08-22	SFM-120-L3-F-D-A
15081800/09-22	TFM-120-01-F-D-A
15081800/10-22	SFM-120-L3-F-D-A

JC1 Option Table


Assembly	Part Number
15081800/01-22	Not Loaded
15081800/02-22	Not Loaded
15081800/03-22	TFM-120-01-F-D-A
15081800/04-22	SFM-120-L3-F-D-A
15081800/05-22	TFM-120-01-F-D-A
15081800/06-22	SFM-120-L3-F-D-A
15081800/07-22	SFM-120-L3-F-D-A
15081800/08-22	Not Loaded
15081800/09-22	Not Loaded
15081800/10-22	Not Loaded

JA1 Option Table

Assembly	Part Number
15081800/01-22	TFM-120-01-F-D-A
15081800/02-22	SFM-120-L3-F-D-A
15081800/03-22	TFM-120-01-F-D-A
15081800/04-22	SFM-120-L3-F-D-A
15081800/05-22	TFM-120-01-F-D-A
15081800/06-22	SFM-120-L3-F-D-A
15081800/07-22	SFM-120-L3-F-D-A
15081800/08-22	SFM-120-L3-F-D-A
15081800/09-22	TFM-120-01-F-D-A
15081800/10-22	SFM-120-L3-F-D-A




Layout Note: Grouped signal traces to be length matched to within 5mils with 50ohm single-ended characteristic impedance.



Layout Note: Each grouped pair of signals to have 100ohm differential characteristic impedance.

Layout Note: Grouped signal traces to be length matched to within 10mils.



Layout Note: Each grouped pair of signals to have 100ohm differential characteristic impedance.

Layout Note: Grouped signal traces to be length matched to within 10mils.


	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		snickerdoodle FPGA Module	
	TITLE PATH / DESCRIPTION Top Level Block Diagram		SIZE B	DRAWING NO. 15081800-01
DRAWN BY J. Weatherbee	DATE 11/21/2015	CHECKED BY B. Hammond	DATE 11/23/2015	REV 4.11
APPROVED BY J. Weatherbee	DATE 11/23/2015	SHEET 2 of 30		



JA2 Option Table	
Assembly	Part Number
15081800/01-22	TFM-120-01-F-D-A
15081800/02-22	SFM-120-L3-F-D-A
15081800/03-22	TFM-120-01-F-D-A
15081800/04-22	SFM-120-L3-F-D-A
15081800/05-22	TFM-120-01-F-D-A
15081800/06-22	SFM-120-L3-F-D-A
15081800/07-22	SFM-120-L3-F-D-A
15081800/08-22	SFM-120-L3-F-D-A
15081800/09-22	TFM-120-01-F-D-A
15081800/10-22	SFM-120-L3-F-D-A


JB1 Option Table	
Assembly	Part Number
15081800/01-22	TFM-120-01-F-D-A
15081800/02-22	SFM-120-L3-F-D-A
15081800/03-22	TFM-120-01-F-D-A
15081800/04-22	SFM-120-L3-F-D-A
15081800/05-22	TFM-120-01-F-D-A
15081800/06-22	SFM-120-L3-F-D-A
15081800/07-22	SFM-120-L3-F-D-A
15081800/08-22	SFM-120-L3-F-D-A
15081800/09-22	TFM-120-01-F-D-A
15081800/10-22	SFM-120-L3-F-D-A

JB2 Option Table	
Assembly	Part Number
15081800/01-22	TFM-120-01-F-D-A
15081800/02-22	SFM-120-L3-F-D-A
15081800/03-22	TFM-120-01-F-D-A
15081800/04-22	SFM-120-L3-F-D-A
15081800/05-22	TFM-120-01-F-D-A
15081800/06-22	SFM-120-L3-F-D-A
15081800/07-22	SFM-120-L3-F-D-A
15081800/08-22	SFM-120-L3-F-D-A
15081800/09-22	TFM-120-01-F-D-A
15081800/10-22	SFM-120-L3-F-D-A




Layout Note: Each grouped pair of signals to have 100ohm differential characteristic impedance.

Layout Note: Grouped signal traces to be length matched to within 10mils.



Layout Note: Each grouped pair of signals to have 100ohm differential characteristic impedance.


Layout Note: Grouped signal traces to be length matched to within 10mils.




Layout Note: Each grouped pair of signals to have 100ohm differential characteristic impedance.

Layout Note: Grouped signal traces to be length matched to within 10mils.

	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		snickerdoodle FPGA Module	
	TITLE PATH / DESCRIPTION Top Level Block Diagram		SIZE B	DRAWING NO. 15081800-01
DRAWN BY J. Weatherbee	DATE 11/21/2015	CHECKED BY B. Hammond	DATE 11/23/2015	REV 4.11
APPROVED BY J. Weatherbee	DATE 11/23/2015	SHEET 3 of 30		




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /		DESCRIPTION Top Level Block Diagram	
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	NAME J. Weatherbee	DATE 11/22/2015	SIZE B
DRAWN BY J. Weatherbee	CHECKED BY B. Hammond	APPROVED BY J. Weatherbee	DATE 11/23/2015	DRAWING NO. 15081800-01
			REV 4.11	SHEET 4 of 30



J5 Option Table

Assembly	Part Number
15081800/01-22	Not Loaded
15081800/02-22	Not Loaded
15081800/03-22	73412-0110
15081800/04-22	73412-0110
15081800/05-22	Not Loaded
15081800/06-22	Not Loaded
15081800/07-22	Not Loaded
15081800/08-22	Not Loaded
15081800/09-22	Not Loaded
15081800/10-22	Not Loaded




Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857

TITLE snickerdoodle FPGA Module
PATH /
DESCRIPTION Top Level Block Diagram


NAME	DATE	SIZE	DRAWING NO.	REV
DRAWN BY J. Weatherbee	11/22/2015	B	15081800-01	4.11
CHECKED BY B. Hammond	11/23/2015			
APPROVED BY J. Weatherbee	11/23/2015			

SHEET 5 of 30




Layout Note: Add a minimum of 5 thermal vias in die attach pad GNDPAD for thermal considerations.

	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module			
	PATH /X2		DESCRIPTION 3.3V Power Supply			
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	NAME DRAWN BY B. Hammond CHECKED BY J. Weatherbee APPROVED BY J. Weatherbee	DATE 11/21/2015 11/23/2015 11/23/2015	SIZE B	DRAWING NO. 15081800-01	REV 4.11
				SHEET 6 of 30		




Layout Note: Add a minimum of 5 thermal vias in die attach pad GNDPAD for thermal considerations.


	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X3		DESCRIPTION 1.8V Power Supply	
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	NAME DRAWN BY B. Hammond CHECKED BY J. Weatherbee APPROVED BY J. Weatherbee	DATE 11/21/2015 11/23/2015 11/23/2015	SIZE B
DRAWING NO. 15081800-01		REV 4.11		SHEET 7 of 30



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X4		DESCRIPTION 3.3V Load Switch	
	DRAWN BY B. Hammond	DATE 11/21/2015	SIZE B	DRAWING NO. 15081800-01
Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	CHECKED BY J. Weatherbee	DATE 11/21/2015	REV 4.11	SHEET 8 of 30
APPROVED BY J. Weatherbee	DATE 11/21/2015			




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X8		DESCRIPTION 3.3V Load Switch	
	<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>	NAME B. Hammond	DATE 11/21/2015	SIZE B
CHECKED BY J. Weatherbee	DATE 11/21/2015	DRAWING NO. 15081800-01	REV 4.11	SHEET 9 of 30
APPROVED BY J. Weatherbee	DATE 11/21/2015			




Layout Note: Add a minimum of 9 thermal vias in die attach pad GNDPAD for thermal considerations.

		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
		PATH /X5		DESCRIPTION 1.0V Power Supply	
DRAWN BY B. Hammond		DATE 11/21/2015		SIZE B	
CHECKED BY J. Weatherbee		DATE 11/23/2015		DRAWING NO. 15081800-01	
APPROVED BY J. Weatherbee		DATE 11/23/2015		REV 4.11	
		<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>		SHEET 10 of 30	




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X6		DESCRIPTION 1.8V Load Switch	
	<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>	NAME DRAWN BY B. Hammond CHECKED BY J. Weatherbee APPROVED BY J. Weatherbee	DATE 11/21/2015 11/23/2015 11/23/2015	SIZE B
DRAWING NO. 15081800-01		REV 4.11		SHEET 11 of 30




Layout Note: Add a minimum of 5 thermal vias in die attach pad GNDPAD for thermal considerations.


	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X7		DESCRIPTION 1.2V Power Supply	
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	NAME DRAWN BY B. Hammond CHECKED BY J. Weatherbee APPROVED BY J. Weatherbee	DATE 11/21/2015 11/23/2015 11/23/2015	SIZE B
DRAWING NO. 15081800-01		REV 4.11		SHEET 12 of 30




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X1		DESCRIPTION Power Entry	
	DRAWN BY B. Hammond	DATE 11/21/2015	SIZE B	DRAWING NO. 15081800-01
	CHECKED BY J. Weatherbee	DATE 11/23/2015	REV 4.11	
	APPROVED BY J. Weatherbee	DATE 11/23/2015	SHEET 13 of 30	




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X9		DESCRIPTION Quad Voltage Supervisor	
	<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>	NAME DRAWN BY B. Hammond CHECKED BY J. Weatherbee APPROVED BY J. Weatherbee	DATE 11/21/2015 11/23/2015 11/23/2015	SIZE B
DRAWING NO. 15081800-01		REV 4.11		SHEET 14 of 30




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X11		DESCRIPTION I2C Switch	
	<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit: http://creativecommons.org/licenses/by-sa/4.0/</small>	NAME B. Hammond	DATE 11/22/2015	SIZE B
CHECKED BY J. Weatherbee	DATE 11/23/2015	DRAWING NO. 15081800-01	REV 4.11	SHEET 15 of 30




		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
		PATH /X10		DESCRIPTION Platform Controller	
		DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/		CHECKED BY J. Weatherbee	DATE 11/23/2015	REV 4.11	SHEET 16 of 30
APPROVED BY J. Weatherbee		DATE 11/23/2015			







	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X10		DESCRIPTION Platform Controller	
	DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
CHECKED BY J. Weatherbee	APPROVED BY J. Weatherbee	DATE 11/23/2015	REV 4.11	SHEET 17 of 30



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X10		DESCRIPTION Platform Controller	
	<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>	NAME B. Hammond	DATE 11/22/2015	SIZE B
CHECKED BY J. Weatherbee	APPROVED BY J. Weatherbee	DATE 11/23/2015	DATE 11/23/2015	DRAWING NO. 15081800-01
			REV 4.11	
			SHEET 18 of 30	




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X12		DESCRIPTION Crypto-Authenticator	
	DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	CHECKED BY J. Weatherbee	DATE 11/23/2015	REV 4.11	SHEET 19 of 30
APPROVED BY J. Weatherbee	DATE 11/23/2015			













U14 Option Table

Assembly	Part Number
15081800/01-22	XC7Z010-1CLG400C
15081800/02-22	XC7Z010-1CLG400C
15081800/03-22	XC7Z020-3CLG400E
15081800/04-22	XC7Z020-3CLG400E
15081800/05-22	XC7Z020-1CLG400C
15081800/06-22	XC7Z020-1CLG400C
15081800/07-22	XC7Z020-1CLG400C
15081800/08-22	XC7Z010-1CLG400I
15081800/09-22	XC7Z010-1CLG400C
15081800/10-22	XC7Z010-1CLG400C



Not loaded on assemblies 15081800/01-22, 15081800/02-22, 15081800/08-22, 15081800/09-22, 15081800/10-22



Layout Note: C49 must be placed right at ball G8 via, <200mil capacitor pad to ball/gnd loop

Layout Note: VCCPLL to be a planelet with width >100mils and length <1000mils.




krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857



NAME	DATE	SIZE	DRAWING NO.	REV
DRAWN BY: B. Hammond	11/22/2015	B	15081800-01	4.11
CHECKED BY: J. Weatherbee	11/23/2015			
APPROVED BY: J. Weatherbee	11/23/2015			

TITLE	DESCRIPTION
snickerdoodle FPGA Module	Zynq SoC


SHEET 20 of 30



U14 Option Table	
Assembly	Part Number
15081800/01-22	XC7Z010-1CLG400C
15081800/02-22	XC7Z010-1CLG400C
15081800/03-22	XC7Z020-3CLG400E
15081800/04-22	XC7Z020-3CLG400E
15081800/05-22	XC7Z020-1CLG400C
15081800/06-22	XC7Z020-1CLG400C
15081800/07-22	XC7Z020-1CLG400C
15081800/08-22	XC7Z010-1CLG400I
15081800/09-22	XC7Z010-1CLG400C
15081800/10-22	XC7Z010-1CLG400C


U14A
Refer to Option Table

BANK 0



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X13		DESCRIPTION Zynq SoC	
	DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
CHECKED BY J. Weatherbee	DATE 11/23/2015	APPROVED BY J. Weatherbee	REV 4.11	SHEET 21 of 30

U14 Option Table	
Assembly	Part Number
15081800/01-22	XC7Z010-1CLG400C
15081800/02-22	XC7Z010-1CLG400C
15081800/03-22	XC7Z020-3CLG400E
15081800/04-22	XC7Z020-3CLG400E
15081800/05-22	XC7Z020-1CLG400C
15081800/06-22	XC7Z020-1CLG400C
15081800/07-22	XC7Z020-1CLG400C
15081800/08-22	XC7Z010-1CLG400I
15081800/09-22	XC7Z010-1CLG400C
15081800/10-22	XC7Z010-1CLG400C



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module PATH /X13 DESCRIPTION Zynq SoC														
		<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>	<table border="1"> <thead> <tr> <th>NAME</th> <th>DATE</th> </tr> </thead> <tbody> <tr> <td>DRAWN BY B. Hammond</td> <td>11/22/2015</td> </tr> <tr> <td>CHECKED BY J. Weatherbee</td> <td>11/23/2015</td> </tr> <tr> <td>APPROVED BY J. Weatherbee</td> <td>11/23/2015</td> </tr> </tbody> </table>	NAME	DATE	DRAWN BY B. Hammond	11/22/2015	CHECKED BY J. Weatherbee	11/23/2015	APPROVED BY J. Weatherbee	11/23/2015	<table border="1"> <thead> <tr> <th>SIZE</th> <th>DRAWING NO.</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>B</td> <td>15081800-01</td> <td>4.11</td> </tr> </tbody> </table>	SIZE	DRAWING NO.	REV	B	15081800-01
NAME	DATE																
DRAWN BY B. Hammond	11/22/2015																
CHECKED BY J. Weatherbee	11/23/2015																
APPROVED BY J. Weatherbee	11/23/2015																
SIZE	DRAWING NO.	REV															
B	15081800-01	4.11															
SHEET 22 of 30																	

U14 Option Table

Assembly	Part Number
15081800/01-22	XC7Z010-1CLG400C
15081800/02-22	XC7Z010-1CLG400C
15081800/03-22	XC7Z020-3CLG400E
15081800/04-22	XC7Z020-3CLG400E
15081800/05-22	XC7Z020-1CLG400C
15081800/06-22	XC7Z020-1CLG400C
15081800/07-22	XC7Z020-1CLG400C
15081800/08-22	XC7Z010-1CLG400I
15081800/09-22	XC7Z010-1CLG400C
15081800/10-22	XC7Z010-1CLG400C


U14F
Refer to Option Table

BANK 501

PS_MIO_VREF_501	Pin	Signal
PS_MIO16_501	A19	J3 P5
PS_MIO17_501	E14	J3 P7
PS_MIO18_501	B18	J3 P8
PS_MIO19_501	D10	J3 P6
PS_MIO20_501	A17	J3 P11
PS_MIO21_501	F14	J3 P13
PS_MIO22_501	B17	J3 P14
PS_MIO23_501	D11	J3 P12
PS_MIO24_501	A16	J3 P17
PS_MIO25_501	F15	J3 P19
PS_MIO26_501	A15	J3 P20
PS_MIO27_501	D13	J3 P18
PS_MIO28_501	C16	J3 P23
PS_MIO29_501	C13	J3 P25
PS_MIO30_501	E16	J3 P24
PS_MIO31_501	A14	J3 P29
PS_MIO32_501	D15	J3 P31
PS_MIO33_501	A12	J3 P32
PS_MIO34_501	F12	J3 P30
PS_MIO35_501	A11	J3 P35
PS_MIO36_501	A10	J3 P37
PS_MIO37_501	E13	J3 P38
PS_MIO38_501	C18	J3 P36
PS_MIO39_501	D14	J6 P5
PS_MIO40_501	C17	J6 P3
PS_MIO41_501	E12	J6 P7
PS_MIO42_501	A9	J6 P8
PS_MIO43_501	F13	J6 P1
PS_MIO44_501	B15	J6 P2
PS_MIO45_501	D16	PC SPI MOSI
PS_MIO46_501	B14	PC SPI MISO
PS_MIO47_501	B12	PC SPI SCK
PS_MIO48_501	C12	PC SPI NSS
PS_MIO49_501	B13	ZYNQ CONS RX
PS_MIO50_501	B9	ZYNQ CONS TX
PS_MIO51_501	C10	J3 P2
PS_MIO52_501	C11	J3 P4
PS_MIO53_501		

Layout Note: Grouped signal traces to be length matched to within 5mils with 50ohm single-ended characteristic impedance.

Layout Note: Grouped signal traces to be length matched to within 5mils with 50ohm single-ended characteristic impedance.



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X13		DESCRIPTION Zynq SoC	
	DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
CHECKED BY J. Weatherbee	DATE 11/23/2015	APPROVED BY J. Weatherbee	REV 4.11	SHEET 23 of 30

U14 Option Table	
Assembly	Part Number
15081800/01-22	XC7Z010-1CLG400C
15081800/02-22	XC7Z010-1CLG400C
15081800/03-22	XC7Z020-3CLG400E
15081800/04-22	XC7Z020-3CLG400E
15081800/05-22	XC7Z020-1CLG400C
15081800/06-22	XC7Z020-1CLG400C
15081800/07-22	XC7Z010-1CLG400C
15081800/08-22	XC7Z010-1CLG400I
15081800/09-22	XC7Z010-1CLG400C
15081800/10-22	XC7Z010-1CLG400C

U14G
Refer to Option Table

BANK 502

- PS_DDR_DQ0_502
- PS_DDR_DQ1_502
- PS_DDR_DQ2_502
- PS_DDR_DQ3_502
- PS_DDR_DQ4_502
- PS_DDR_DQ5_502
- PS_DDR_DQ6_502
- PS_DDR_DQ7_502
- PS_DDR_DQ8_502
- PS_DDR_DQ9_502
- PS_DDR_DQ10_502
- PS_DDR_DQ11_502
- PS_DDR_DQ12_502
- PS_DDR_DQ13_502
- PS_DDR_DQ14_502
- PS_DDR_DQ15_502
- PS_DDR_DQ16_502
- PS_DDR_DQ17_502
- PS_DDR_DQ18_502
- PS_DDR_DQ19_502
- PS_DDR_DQ20_502
- PS_DDR_DQ21_502
- PS_DDR_DQ22_502
- PS_DDR_DQ23_502
- PS_DDR_DQ24_502
- PS_DDR_DQ25_502
- PS_DDR_DQ26_502
- PS_DDR_DQ27_502
- PS_DDR_DQ28_502
- PS_DDR_DQ29_502
- PS_DDR_DQ30_502
- PS_DDR_DQ31_502

- PS_DDR_A0_502
- PS_DDR_A1_502
- PS_DDR_A2_502
- PS_DDR_A3_502
- PS_DDR_A4_502
- PS_DDR_A5_502
- PS_DDR_A6_502
- PS_DDR_A7_502
- PS_DDR_A8_502
- PS_DDR_A9_502
- PS_DDR_A10_502
- PS_DDR_A11_502
- PS_DDR_A12_502
- PS_DDR_A13_502
- PS_DDR_A14_502

- PS_DDR_DQS_P0_502
- PS_DDR_DQS_N0_502

- PS_DDR_DQS_P1_502
- PS_DDR_DQS_N1_502

- PS_DDR_DQS_P2_502
- PS_DDR_DQS_N2_502

- PS_DDR_DQS_P3_502
- PS_DDR_DQS_N3_502


- PS_DDR_CKP_502
- PS_DDR_CKN_502

- PS_DDR_BA0_502
- PS_DDR_BA1_502
- PS_DDR_BA2_502


- PS_DDR_DM0_502
- PS_DDR_DM1_502
- PS_DDR_DM2_502
- PS_DDR_DM3_502

- PS_DDR_CS_B_502
- PS_DDR_WE_B_502
- PS_DDR_CAS_B_502
- PS_DDR_RAS_B_502
- PS_DDR_CKE_502
- PS_DDR_ODT_502


- PS_DDR_DRST_B_502
- PS_DDR_VRP_502
- PS_DDR_VRN_502




Layout Note: Match all signal trace lengths for DQ groups with a max deviation of ±50 mils and route on the same layer.




Layout Note: Route address and command signals on a different layer than the data and data mask signals.



Layout Note: Route clock on inner layers with outer-layer run lengths held to under 500 mils and maintain a 10-mil spacing from other nets. Length match clock traces within ±25 mils, with CKP and CKN traces matched within ±10 mils. Do not route CKP/CKN pair and CKE close to address signals.



Layout Note: Route address and command signals on a different layer than the data and data mask signals.



NetGroup

- LPDDR2-SDRAM-IO[0..57]
- LPDDR2-SDRAM-IO.DQ[0..31]
- LPDDR2-SDRAM-IO.A[0..9]
- LPDDR2-SDRAM-IO.DQS_P[0..3]
- LPDDR2-SDRAM-IO.DQS_N[0..3]
- LPDDR2-SDRAM-IO.DM[0..3]
- LPDDR2-SDRAM-IO[0..57]
- LPDDR2-SDRAM-IO.CS_B
- LPDDR2-SDRAM-IO.CKE
- LPDDR2-SDRAM-IO.CKP
- LPDDR2-SDRAM-IO.CKN


	krtki inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X13		DESCRIPTION Zynq SoC	
	DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
CHECKED BY J. Weatherbee	DATE 11/23/2015	APPROVED BY J. Weatherbee	REV 4.11	SHEET 24 of 30

U14 Option Table	
Assembly	Part Number
15081800/01-22	XC7Z010-1CLG400C
15081800/02-22	XC7Z010-1CLG400C
15081800/03-22	XC7Z020-3CLG400E
15081800/04-22	XC7Z020-3CLG400E
15081800/05-22	XC7Z020-1CLG400C
15081800/06-22	XC7Z020-1CLG400C
15081800/07-22	XC7Z020-1CLG400C
15081800/08-22	XC7Z010-1CLG400I
15081800/09-22	XC7Z010-1CLG400C
15081800/10-22	XC7Z010-1CLG400C

U14D
Refer to Option Table

BANK 35


IO_0_35	G14	JA1	P4
IO_L1P_T0_AD0P_35	C20	JA1	P14
IO_L1N_T0_AD0N_35	B20	JA1	P12
IO_L2P_T0_AD8P_35	B19	JA1	P20
IO_L2N_T0_AD8N_35	A20	JA1	P18
IO_L3P_T0_DQS_AD1P_35	E17	JA1	P17
IO_L3N_T0_DQS_AD1N_35	D18	JA1	P19
IO_L4P_T0_35	D19	JA1	P8
IO_L4N_T0_35	D20	JA1	P6
IO_L5P_T0_AD9P_35	E18	JA1	P5
IO_L5N_T0_AD9N_35	E19	JA1	P7
IO_L6P_T0_35	F16	JA1	P11
IO_L6N_T0_VREF_35	F17	JA1	P13
IO_L7P_T1_AD2P_35	M19	JA2	P32
IO_L7N_T1_AD2N_35	M20	JA2	P30
IO_L8P_T1_AD10P_35	M17	JA2	P29
IO_L8N_T1_AD10N_35	M18	JA2	P31
IO_L9P_T1_DQS_AD3P_35	L19	JA2	P23
IO_L9N_T1_DQS_AD3N_35	L20	JA2	P25
IO_L10P_T1_AD11P_35	K19	JA2	P26
IO_L10N_T1_AD11N_35	J19	JA2	P24
IO_L11P_T1_SRCC_35	L16	JA2	P35
IO_L11N_T1_SRCC_35	L17	JA2	P37
IO_L12P_T1_MRCC_35	K17	JA2	P38
IO_L12N_T1_MRCC_35	K18	JA2	P36
IO_L13P_T2_MRCC_35	H16	JA1	P38
IO_L13N_T2_MRCC_35	H17	JA1	P36
IO_L14P_T2_AD4P_SRCC_35	J18	JA1	P35
IO_L14N_T2_AD4N_SRCC_35	H18	JA1	P37
IO_L15P_T2_DQS_AD12P_35	F19	JA1	P23
IO_L15N_T2_DQS_AD12N_35	F20	JA1	P25
IO_L16P_T2_35	G17	JA1	P32
IO_L16N_T2_35	G18	JA1	P30
IO_L17P_T2_AD5P_35	J20	JA1	P29
IO_L17N_T2_AD5N_35	H20	JA1	P31
IO_L18P_T2_AD13P_35	G19	JA1	P26
IO_L18N_T2_AD13N_35	G20	JA1	P24
IO_L19P_T3_35	H15	JA2	P14
IO_L19N_T3_VREF_35	G15	JA2	P12
IO_L20P_T3_AD6P_35	K14	JA2	P20
IO_L20N_T3_AD6N_35	J14	JA2	P18
IO_L21P_T3_DQS_AD14P_35	N15	JA2	P17
IO_L21N_T3_DQS_AD14N_35	N16	JA2	P19
IO_L22P_T3_AD7P_35	L14	JA2	P5
IO_L22N_T3_AD7N_35	L15	JA2	P7
IO_L23P_T3_35	M15	JA2	P13
IO_L23N_T3_35	M14	JA2	P11
IO_L24P_T3_AD15P_35	K16	JA2	P8
IO_L24N_T3_AD15N_35	J16	JA2	P6
IO_25_35	J15	JA2	P4



U14C
Refer to Option Table

BANK 34


IO_0_34	R19	JB2	P4
IO_L1P_T0_34	T11	JB1	P5
IO_L1N_T0_34	T10	JB1	P7
IO_L2P_T0_34	T12	JB1	P8
IO_L2N_T0_34	U12	JB1	P6
IO_L3P_T0_DQS_PUDC_B_34	U13	JB1	P17
IO_L3N_T0_DQS_34	V13	JB1	P19
IO_L4P_T0_34	V12	JB1	P14
IO_L4N_T0_34	W13	JB1	P12
IO_L5P_T0_34	T14	JB1	P20
IO_L5N_T0_34	T15	JB1	P18
IO_L6P_T0_34	P14	JB1	P11
IO_L6N_T0_VREF_34	R14	JB1	P13
IO_L7P_T1_34	Y16	JB1	P26
IO_L7N_T1_34	Y17	JB1	P24
IO_L8P_T1_34	W14	JB1	P29
IO_L8N_T1_34	Y14	JB1	P31
IO_L9P_T1_DQS_34	T16	JB1	P23
IO_L9N_T1_DQS_34	U17	JB1	P25
IO_L10P_T1_34	V15	JB1	P32
IO_L10N_T1_34	W15	JB1	P30
IO_L11P_T1_SRCC_34	U14	JB1	P35
IO_L11N_T1_SRCC_34	U15	JB1	P37
IO_L12P_T1_MRCC_34	U18	JB1	P38
IO_L12N_T1_MRCC_34	U19	JB1	P36
IO_L13P_T2_MRCC_34	N18	JB2	P38
IO_L13N_T2_MRCC_34	P19	JB2	P36
IO_L14P_T2_SRCC_34	N20	JB2	P35
IO_L14N_T2_SRCC_34	P20	JB2	P37
IO_L15P_T2_DQS_34	T20	JB2	P23
IO_L15N_T2_DQS_34	U20	JB2	P25
IO_L16P_T2_34	V20	JB2	P29
IO_L16N_T2_34	W20	JB2	P31
IO_L17P_T2_34	Y18	JB2	P32
IO_L17N_T2_34	Y19	JB2	P30
IO_L18P_T2_34	V16	JB2	P26
IO_L18N_T2_34	W16	JB2	P24
IO_L19P_T3_34	R16	JB2	P14
IO_L19N_T3_VREF_34	R17	JB2	P12
IO_L20P_T3_34	T17	JB2	P11
IO_L20N_T3_34	R18	JB2	P13
IO_L21P_T3_DQS_34	V17	JB2	P17
IO_L21N_T3_DQS_34	V18	JB2	P19
IO_L22P_T3_34	W18	JB2	P20
IO_L22N_T3_34	W19	JB2	P18
IO_L23P_T3_34	N17	JB2	P5
IO_L23N_T3_34	P18	JB2	P7
IO_L24P_T3_34	P15	JB2	P8
IO_L24N_T3_34	P16	JB2	P6
IO_25_34	T19	JB1	P4



U14B
Refer to Option Table

BANK 13

IO_L6N_T0_VREF_13	V5	JC1	P4
IO_L11P_T1_SRCC_13	U7	JC1	P5
IO_L11N_T1_SRCC_13	V7	JC1	P7
IO_L12P_T1_MRCC_13	T9	JC1	P8
IO_L12N_T1_MRCC_13	U10	JC1	P6
IO_L13P_T2_MRCC_13	Y7	JC1	P38
IO_L13N_T2_MRCC_13	Y6	JC1	P36
IO_L14P_T2_SRCC_13	Y9	JC1	P35
IO_L14N_T2_SRCC_13	Y8	JC1	P37
IO_L15P_T2_DQS_13	V8	JC1	P23
IO_L15N_T2_DQS_13	W8	JC1	P25
IO_L16P_T2_13	W10	JC1	P32
IO_L16N_T2_13	W9	JC1	P30
IO_L17P_T2_13	U9	JC1	P29
IO_L17N_T2_13	U8	JC1	P31
IO_L18P_T2_13	W11	JC1	P26
IO_L18N_T2_13	Y11	JC1	P24
IO_L19P_T3_13	T5	JC1	P11
IO_L19N_T3_VREF_13	U5	JC1	P13
IO_L20P_T3_13	Y12	JC1	P14
IO_L20N_T3_13	Y13	JC1	P12
IO_L21P_T3_DQS_13	V11	JC1	P17
IO_L21N_T3_DQS_13	V10	JC1	P19
IO_L22P_T3_13	V6	JC1	P20
IO_L22N_T3_13	W6	JC1	P18





Not available
on assemblies
15081800/01-22
15081800/02-22
15081800/08-22
15081800/09-22
15081800/10-22

Layout Note: Each grouped pair of signals to have 100ohm differential characteristic impedance.
Layout Note: Grouped signal traces to be length matched to within 10mils.
Layout Note: Grouped signal traces to be length matched to within 10mils.

	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X13		DESCRIPTION Zynq SoC	
	NAME B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	CHECKED BY J. Weatherbee	DATE 11/23/2015	REV 4.11	SHEET 25 of 30
	APPROVED BY J. Weatherbee	DATE 11/23/2015		


U16 Option Table	
Assembly	Part Number
15081800/01-22	EDB8132B4PB-8D-F-D
15081800/02-22	EDB8132B4PB-8D-F-D
15081800/03-22	EDB8132B4PB-8D-F-D
15081800/04-22	EDB8132B4PB-8D-F-D
15081800/05-22	EDB4432BBPA-1D-F-D
15081800/06-22	EDB4432BBPA-1D-F-D
15081800/07-22	EDB8132B4PB-8D-F-D
15081800/08-22	EDB8132B4PB-8D-F-D
15081800/09-22	EDB4432BBPA-1D-F-D
15081800/10-22	EDB4432BBPA-1D-F-D



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		snickerdoodle FPGA Module			
	PATH /X14		DESCRIPTION LPDDR2 RAM			
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	NAME B. Hammond J. Weatherbee	DATE 11/22/2015 11/23/2015	SIZE B	DRAWING NO. 15081800-01	REV 4.11
		APPROVED BY J. Weatherbee	DATE 11/23/2015	SHEET 26 of 30		

Layout Note: Route address and command signals on a different layer than the data and data mask signals.

Layout Note: Match all signal trace lengths for DQ groups with a max deviation of ±50 mils and route on the same layer.



Layout Note: Route clocks on inner layers with outer-layer run lengths held to under 500 mils and maintain a 10 mil spacing from other nets. Length match all clock traces within ±25 mils, with CKP and CKN traces matched within ±10 mils. Do not route CKP/CKN pair and CKE close to address signals.

Layout Note: Route address and command signals on a different layer than the data and data mask signals.

U16 Option Table

Assembly	Part Number
15081800/01-22	EDB8132B4PB-8D-F-D
15081800/02-22	EDB8132B4PB-8D-F-D
15081800/03-22	EDB8132B4PB-8D-F-D
15081800/04-22	EDB8132B4PB-8D-F-D
15081800/05-22	EDB4432BBPA-1D-F-D
15081800/06-22	EDB4432BBPA-1D-F-D
15081800/07-22	EDB8132B4PB-8D-F-D
15081800/08-22	EDB8132B4PB-8D-F-D
15081800/09-22	EDB4432BBPA-1D-F-D
15081800/10-22	EDB4432BBPA-1D-F-D




Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857


TITLE snickerdoodle FPGA Module
PATH /X14
DESCRIPTION LPDDR2 RAM

NAME	DATE	SIZE	DRAWING NO.	REV
DRAWN BY	B. Hammond	11/22/2015	B	15081800-01
CHECKED BY	J. Weatherbee	11/23/2015		
APPROVED BY	J. Weatherbee	11/23/2015		

SHEET 27 of 30



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
	PATH /X15		DESCRIPTION microSD Flash	
	DRAWN BY B. Hammond	DATE 11/22/2015	SIZE B	DRAWING NO. 15081800-01
CHECKED BY J. Weatherbee	APPROVED BY J. Weatherbee	DATE 11/21/2015	REV 4.11	SHEET 28 of 30




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
			PATH /X16	
		DESCRIPTION QSPI Flash		
		NAME	DATE	SIZE
		DRAWN BY	B. Hammond	11/22/2015
		CHECKED BY	J. Weatherbee	11/21/2015
		APPROVED BY	J. Weatherbee	11/21/2015
		DRAWING NO.		REV
		15081800-01		4.11
		SHEET 29 of 30		



Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

Design Note: Remove R87 and R88 to disable chip antenna.



Layout Notes: 50ohm single-ended characteristic impedance for all RF traces from U20 pins 18 and 32 through all parts to the antenna E1 and RF connectors J4 and J5. RF traces must have via stitching on the ground plane beside the RF traces on both sides. Refer to section 8 of Texas Instruments document SWRU382A "WL1837MODCOM8I WLAN MIMO and Bluetooth® Module Evaluation Board for TI Sitara™ Platform" for complete layout guidelines.

Layout Note: Add a minimum of 20 thermal vias in die attach pads GND-Gxx area for thermal considerations.

C165 Option Table

Assembly	Part Number
15081800/01-22	Not Loaded
15081800/02-22	Not Loaded
15081800/03-22	GRM1555C1H101JA01D
15081800/04-22	GRM1555C1H101JA01D
15081800/05-22	Not Loaded
15081800/06-22	Not Loaded
15081800/07-22	Not Loaded
15081800/08-22	Not loaded
15081800/09-22	Not loaded
15081800/10-22	Not loaded

U20 Option Table

Assembly	Part Number
15081800/01-22	WL1831MODGBMOCR
15081800/02-22	WL1831MODGBMOCR
15081800/03-22	WL1837MODGIMOCR
15081800/04-22	WL1837MODGIMOCR
15081800/05-22	WL1801MODGBMOCR
15081800/06-22	WL1801MODGBMOCR
15081800/07-22	Not loaded
15081800/08-22	WL1831MODGBMOCR
15081800/09-22	WL1801MODGBMOCR
15081800/10-22	WL1801MODGBMOCR

Not loaded on assemblies
 15081800/05-22
 15081800/06-22
 15081800/07-22
 15081800/09-22
 15081800/10-22



krtkl inc.
 350 Townsend Street
 Suite 301A
 San Francisco, CA 94107
 +1 415 857 4857

TITLE: snickerdoodle FPGA Module
 PATH: /X17
 DESCRIPTION: WILink 8 Radio

NAME	DATE	SIZE	DRAWING NO.	REV
DRAWN BY: B. Hammond	11/22/2015	B	15081800-01	4.11
CHECKED BY: J. Weatherbee	11/21/2015			
APPROVED BY: J. Weatherbee	11/21/2015			

Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>