




# Schematic Notes:

All resistors are 0603, 1% unless otherwise stated  
 All capacitors are 0603, X5R or X7R ceramic unless otherwise stated  
 TODO: Modify such that all parts are rated for temp range from -40 to 85




<b>FRISCY</b> FPGA + RISC-V Digital Processing Board Top Level Schematic Sheet		<b>Shield Digital Design</b> Stephen Newberry (973) 552-8580 ShieldDigitalDesign.com Stephen@ShieldDigitalDesign.com	
Number: 200-002		Rev: 1.1	
File: RISC_V_FPGA_Board.sch		Date: 2017-12-23	
Size: USLedger		KiCad E.D.A. kicad 5.0.0-rc1-44a33f262ubuntu17.10.1	
Sheet: 1/9			







Alternate power input



USB ESD Protection




Layout Notes:  
Connect SNS at the output capacitor  
Place 9 thermal GND vias in EP




Power sequencing: 1.2V -> 1.8V -> 3.3V

SYZYGY Power:  
VIO Buck Regulator: 5V in, 0.6 to 3.3V out, 2A maximum current draw




Use DAC to set VIO voltage  
See User Manual for more details

Output Voltage	DAC Code	DAC Voltage	True Output
3.3	18	0.05801	3.3026
2.5	312	1.00547	2.5009
1.8	569	1.83369	1.8001
1.2	789	2.54268	1.2002
0.9	899	2.89717	0.9002
0.6	1009	3.25166	0.6003




Power supply LEDs



**FRISCV**  
FPGA + RISC-V Digital Processing Board  
Primary Power Circuitry

**Shield Digital Design**  
Stephen Newberry  
(973) 552-8580  
ShieldDigitalDesign.com  
Stephen@ShieldDigitalDesign.com




Diff Pairs, 100Ω,  
Max 10mils skew intrapair  
Max 200mils skew interpair

make sure this is wired correctly per ref schem


Default mode: Fig 3.7

Lay out Xtal such that no stubs exist when DNP

Resistor Strap Options:  
REGOFF: High (Turns off internal 1.2V regulator)  
nINTSEL: High (nINT/REFCLCO pin is used as interrupt)  
Mode(2:0) set to 0b111: All modes capable  
PHYAD0 set to 0b1: MDIO Address is 0b1



<b>FRISCY</b> FPGA + RISC-V Digital Processing Board 10/100 Ethernet PHY		<b>Shield Digital Design</b> Stephen Newberry (973) 552-8580 ShieldDigitalDesign.com Stephen@ShieldDigitalDesign.com	
Number: 200-002			
File: Ethernet.sch			
Size: USLedger	Date: 2017-12-23	Rev: 1.1	
KiCad E.D.A. kicad 5.0.0-rc1-44a33f26ubuntu17.10.1			Sheet: 4/9



Outputs needed are:  
 JTAG for RISC-V  
 SPI for FPGA Config  
 UART to FPGA


Spare FET




<b>FRISCY</b> FPGA + RISC-V Digital Processing Board FTDI USB to UART/JTAG		<b>Shield Digital Design</b> Stephen Newberry (973) 552-8580 ShieldDigitalDesign.com Stephen@ShieldDigitalDesign.com	
Number: 200-002			
File: FT2232.sch			
Size: USLedger	Date: 2017-12-23	Rev: 1.1	
KiCad E.D.A. kicad 5.0.0-rc1-44a33f262ubuntu17.10.1			Sheet: 5/9

# Pinout subject to change during layout

TODO:  
go thru hardware checklist




<p><b>FRISCY</b> FPGA + RISC-V Digital Processing Board Ice40 FPGA</p>	<p><b>Shield Digital Design</b> Stephen Newberry (973) 552-8580 ShieldDigitalDesign.com Stephen@ShieldDigitalDesign.com</p>
Number: 200-002	
File: FPGA_Top.sch	
Size: USLedger	Date: 2017-12-23
KiCad E.D.A. kicad 5.0.0-rc1-44a33f262ubuntu17.10.1	Rev: 1.1
	Sheet: 6/9



# 64Mb SPI Flash Memory

+VIO can range from 1.8V to 3.3V in general usage




Macronix uses RESETh on pin 7 rather than HOLDn

<b>FRISCY</b> FPGA + RISC-V Digital Processing Board NOR Flash	<b>Shield Digital Design</b> Stephen Newberry (973) 552-8580 ShieldDigitalDesign.com Stephen@ShieldDigitalDesign.com
Number: 200-002	
File: FLASH.sch	
Size: USLedger	Date: 2017-12-23
KiCad E.D.A. kicad 5.0.0-rc1-44a33f262ubuntu17.10.1	Rev: 1.1
	Sheet: 8/9



40-pin, 0.1" pitch (MPN included for example, any will do)



All GPIOs to the FPGA  
 Only put I2C from RISC-V to the header (but share the both w/ FPGA)  
 Also share the ID I2C bus between RISC-V and FPGA

<b>FRISCY</b> FPGA + RISC-V Digital Processing Board 40-pin GPIO Header		<b>Shield Digital Design</b> Stephen Newberry (973) 552-8580 ShieldDigitalDesign.com Stephen@ShieldDigitalDesign.com	
Number:			
File: GPIO_Header.sch			
Size: USLedger		Date: 2017-12-23	
KiCad E.D.A. kicad 5.0.0-rc1-44a33f262ubuntu17.10.1		Rev: 1.1	
		Sheet: 9/9	